From: Walter Fetter Lages Date: Tue, 22 May 2018 15:05:50 +0000 (-0300) Subject: Split net interface. X-Git-Tag: v2.0.1^0 X-Git-Url: http://git.ece.ufrgs.br/?a=commitdiff_plain;h=07e4e9b1a2a836d182b3d3c8acc47f79057eca10;p=aic.git Split net interface. --- diff --git a/doc/Makefile b/doc/Makefile index 3ef4b1b..c009848 100644 --- a/doc/Makefile +++ b/doc/Makefile @@ -1,84 +1,43 @@ -GEDA_PATH=/usr/share/gEDA/scheme -FILES=aicpic.sch aicpower.sch +SCHEMES=aicpic.sch aicpower.sch aicnet.sch +#GEDA_PATH=/usr/share/gEDA/scheme +GEDA_PATH=/usr/local/share/gEDA/scheme -all: pdf drc bom partslist net +all: -drc: aic.drc - -bom: aic.bom aic.csv aic.bpp aic.xrf - -partslist: aic.pl1 aic.pl2 aic.pl3 - -net: aic.net - -pdf: aicpic.eps aicpower.eps - -pcb: aic.pcb +ps: aicpic.ps aicpower.ps aicnet.ps aicpic.ps: aicpic.sch - gschem -o$@ -s$(GEDA_PATH)/print.scm $^ - -aicpic.eps: aicpic.ps - eps2eps $^ $@ + gschem -o$@ -s$(GEDA_PATH)/gschem-print.scm $^ aicpower.ps: aicpower.sch - gschem -o$@ -s$(GEDA_PATH)/print.scm $^ - -aicpower.eps: aicpower.ps - eps2eps $^ $@ - -aic.drc: ${FILES} attribs - gnetlist -g drc -o aic.drc ${FILES} - -aic.bom: ${FILES} attribs - gnetlist -g bom -o aic.bom ${FILES} + gschem -o$@ -s$(GEDA_PATH)/gschem-print.scm $^ -aic.bpp: aic.bom - bompp.sh aic.bom > aic.bpp - -aic.xrf: aic.bom - bom_xref.sh aic.bom > aic.xrf - -aic.csv: ${FILES} attribs - gnetlist -g bom2 -o aic.csv ${FILES} - -aic.pl1: ${FILES} - gnetlist -g partslist1 -o aic.pl1 ${FILES} - -aic.pl2: ${FILES} - gnetlist -g partslist2 -o aic.pl2 ${FILES} - -aic.pl3: ${FILES} - gnetlist -g partslist3 -o aic.pl3 ${FILES} +aicnet.ps: aicnet.sch + gschem -o$@ -s$(GEDA_PATH)/gschem-print.scm $^ + +pdf:aicpic.pdf aicnet.pdf aicpower.pdf -aic.net: ${FILES} - gnetlist -g PCB -o aic.net ${FILES} +aicpic.pdf: aicpic.ps + ps2pdf $^ -#aic.pdf: aic.ps -# ps2pdf aic.ps +aicnet.pdf: aicnet.ps + ps2pdf $^ -#aic.ps: modem.ps lpifc.ps option.ps \ -# aic_pin_silk.ps aic_assembly.ps aic_fab.ps \ -# aic_front.ps aic_frontmask.ps aic_frontsilk.ps \ -# aic_back.ps aic_backmask.ps -# cat modem.ps lpifc.ps option.ps \ -# aic_assembly.ps aic_fab.ps \ -# aic_front.ps aic_frontmask.ps aic_frontsilk.ps \ -# aic_back.ps aic_backmask.ps \ -# aic_pin_silk.ps > tmp.ps -# ps2ps tmp.ps aic.ps - -#aic.pcb: ${FILES} project -# gsch2pcb project +aicpower.pdf: aicpower.ps + ps2pdf $^ -#aic_pin_silk.ps: aic_frontsilk.ps aic_front.ps -# MergePCBPS aic_frontsilk.ps aic_front.ps > aic_pin_silk.ps +net:aic.net +aic.net: $(SCHEMES) + gnetlist -g PCB -o $@ $^ + +pcb:aic.pcb + +aic.pcb: $(SCHEMES) + gnetlist -g PCBboard -o $@ $^ + clean: - rm -rf *.log *~ tmp.ps aicpic.ps aicpower.ps *.bak* aic_pin_silk.ps *.eps aic.pcb- - -mrproper: clean - rm -rf *.drc *.bom *.bpp *.xrf *.csv *.pl1 *.pl2 *.pl3 *.net aic.pdf *.tgz + rm -Rf *~ *.log -distclean: mrproper - rm -rf aicpic.ps aicpower.ps +distclean:clean + rm -Rf *.ps *.pdf *.net \ No newline at end of file diff --git a/doc/aic.pcb b/doc/aic.pcb new file mode 100644 index 0000000..d643642 --- /dev/null +++ b/doc/aic.pcb @@ -0,0 +1,2422 @@ +# release: pcb-bin 20050127 +# date: Thu Apr 10 23:06:31 2008 +# user: diegos (B.I.C. Diego Caberlon Santini (fetter)) +# host: hygieia.ece + +PCB["" 710000 410000] + +Grid[2500.00000000 0 0 1] +Cursor[470400 336000 6.000000] +Thermal[0.500000] +DRC[699 400 800 800] +Flags(0x00000000000000d0) +Groups("1,2,3,s:4,5,6,c:7:8:") +Styles["Signal,1000,4000,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,800,3600,2000,1000"] + +Symbol[' ' 1800] +( +) +Symbol['!' 1200] +( + SymbolLine[0 4500 0 5000 800] + SymbolLine[0 1000 0 3500 800] +) +Symbol['"' 1200] +( + SymbolLine[0 1000 0 2000 800] + SymbolLine[1000 1000 1000 2000 800] +) +Symbol['#' 1200] +( + SymbolLine[0 3500 2000 3500 800] + SymbolLine[0 2500 2000 2500 800] + SymbolLine[1500 2000 1500 4000 800] + SymbolLine[500 2000 500 4000 800] +) +Symbol['$' 1200] +( + SymbolLine[1500 1500 2000 2000 800] + SymbolLine[500 1500 1500 1500 800] + SymbolLine[0 2000 500 1500 800] + SymbolLine[0 2000 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 4000 800] + SymbolLine[1500 4500 2000 4000 800] + SymbolLine[500 4500 1500 4500 800] + SymbolLine[0 4000 500 4500 800] + SymbolLine[1000 1000 1000 5000 800] +) +Symbol['%' 1200] +( + SymbolLine[0 1500 0 2000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1000 1000 800] + SymbolLine[1000 1000 1500 1500 800] + SymbolLine[1500 1500 1500 2000 800] + SymbolLine[1000 2500 1500 2000 800] + SymbolLine[500 2500 1000 2500 800] + SymbolLine[0 2000 500 2500 800] + SymbolLine[0 5000 4000 1000 800] + SymbolLine[3500 5000 4000 4500 800] + SymbolLine[4000 4000 4000 4500 800] + SymbolLine[3500 3500 4000 4000 800] + SymbolLine[3000 3500 3500 3500 800] + SymbolLine[2500 4000 3000 3500 800] + SymbolLine[2500 4000 2500 4500 800] + SymbolLine[2500 4500 3000 5000 800] + SymbolLine[3000 5000 3500 5000 800] +) +Symbol['&' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 3500 1500 2000 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[1000 5000 2000 4000 800] + SymbolLine[0 2500 2500 5000 800] + SymbolLine[500 1000 1000 1000 800] + SymbolLine[1000 1000 1500 1500 800] + SymbolLine[1500 1500 1500 2000 800] + SymbolLine[0 3500 0 4500 800] +) +Symbol[''' 1200] +( + SymbolLine[0 2000 1000 1000 800] +) +Symbol['(' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] +) +Symbol[')' 1200] +( + SymbolLine[0 1000 500 1500 800] + SymbolLine[500 1500 500 4500 800] + SymbolLine[0 5000 500 4500 800] +) +Symbol['*' 1200] +( + SymbolLine[0 2000 2000 4000 800] + SymbolLine[0 4000 2000 2000 800] + SymbolLine[0 3000 2000 3000 800] + SymbolLine[1000 2000 1000 4000 800] +) +Symbol['+' 1200] +( + SymbolLine[0 3000 2000 3000 800] + SymbolLine[1000 2000 1000 4000 800] +) +Symbol[',' 1200] +( + SymbolLine[0 6000 1000 5000 800] +) +Symbol['-' 1200] +( + SymbolLine[0 3000 2000 3000 800] +) +Symbol['.' 1200] +( + SymbolLine[0 5000 500 5000 800] +) +Symbol['/' 1200] +( + SymbolLine[0 4500 3000 1500 800] +) +Symbol['0' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4000 2000 2000 800] +) +Symbol['1' 1200] +( + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1000 1000 1000 5000 800] + SymbolLine[0 2000 1000 1000 800] +) +Symbol['2' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[0 5000 2500 2500 800] + SymbolLine[0 5000 2500 5000 800] +) +Symbol['3' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 3000 2000 3000 800] +) +Symbol['4' 1200] +( + SymbolLine[0 3000 2000 1000 800] + SymbolLine[0 3000 2500 3000 800] + SymbolLine[2000 1000 2000 5000 800] +) +Symbol['5' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[0 1000 0 3000 800] + SymbolLine[0 3000 500 2500 800] + SymbolLine[500 2500 1500 2500 800] + SymbolLine[1500 2500 2000 3000 800] + SymbolLine[2000 3000 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['6' 1200] +( + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[0 3000 1500 3000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3500 2000 4500 800] +) +Symbol['7' 1200] +( + SymbolLine[0 5000 2500 2500 800] + SymbolLine[2500 1000 2500 2500 800] + SymbolLine[0 1000 2500 1000 800] +) +Symbol['8' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 2500 800] + SymbolLine[1500 3000 2000 2500 800] +) +Symbol['9' 1200] +( + SymbolLine[0 5000 2000 3000 800] + SymbolLine[2000 1500 2000 3000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] +) +Symbol[':' 1200] +( + SymbolLine[0 2500 500 2500 800] + SymbolLine[0 3500 500 3500 800] +) +Symbol[';' 1200] +( + SymbolLine[0 5000 1000 4000 800] + SymbolLine[1000 2500 1000 3000 800] +) +Symbol['<' 1200] +( + SymbolLine[0 3000 1000 2000 800] + SymbolLine[0 3000 1000 4000 800] +) +Symbol['=' 1200] +( + SymbolLine[0 2500 2000 2500 800] + SymbolLine[0 3500 2000 3500 800] +) +Symbol['>' 1200] +( + SymbolLine[0 2000 1000 3000 800] + SymbolLine[0 4000 1000 3000 800] +) +Symbol['?' 1200] +( + SymbolLine[1000 3000 1000 3500 800] + SymbolLine[1000 4500 1000 5000 800] + SymbolLine[0 1500 0 2000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 2000 800] + SymbolLine[1000 3000 2000 2000 800] +) +Symbol['@' 1200] +( + SymbolLine[0 1000 0 4000 800] + SymbolLine[0 4000 1000 5000 800] + SymbolLine[1000 5000 4000 5000 800] + SymbolLine[5000 3500 5000 1000 800] + SymbolLine[5000 1000 4000 0 800] + SymbolLine[4000 0 1000 0 800] + SymbolLine[1000 0 0 1000 800] + SymbolLine[1500 2000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 3000 3500 800] + SymbolLine[3000 3500 3500 3000 800] + SymbolLine[3500 3000 4000 3500 800] + SymbolLine[3500 3000 3500 1500 800] + SymbolLine[3500 2000 3000 1500 800] + SymbolLine[2000 1500 3000 1500 800] + SymbolLine[2000 1500 1500 2000 800] + SymbolLine[4000 3500 5000 3500 800] +) +Symbol['A' 1200] +( + SymbolLine[0 1500 0 5000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 5000 800] + SymbolLine[0 3000 2500 3000 800] +) +Symbol['B' 1200] +( + SymbolLine[0 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[2000 3000 2500 2500 800] +) +Symbol['C' 1200] +( + SymbolLine[500 5000 2000 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 2000 1000 800] +) +Symbol['D' 1200] +( + SymbolLine[500 1000 500 5000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 4500 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[0 5000 2000 5000 800] + SymbolLine[0 1000 2000 1000 800] +) +Symbol['E' 1200] +( + SymbolLine[0 3000 1500 3000 800] + SymbolLine[0 5000 2000 5000 800] + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 2000 1000 800] +) +Symbol['F' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[0 3000 1500 3000 800] +) +Symbol['G' 1200] +( + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[1000 3000 2000 3000 800] +) +Symbol['H' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[2500 1000 2500 5000 800] + SymbolLine[0 3000 2500 3000 800] +) +Symbol['I' 1200] +( + SymbolLine[0 1000 1000 1000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 5000 1000 5000 800] +) +Symbol['J' 1200] +( + SymbolLine[0 1000 1500 1000 800] + SymbolLine[1500 1000 1500 4500 800] + SymbolLine[1000 5000 1500 4500 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['K' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3000 2000 1000 800] + SymbolLine[0 3000 2000 5000 800] +) +Symbol['L' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 5000 2000 5000 800] +) +Symbol['M' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 1500 2500 800] + SymbolLine[1500 2500 3000 1000 800] + SymbolLine[3000 1000 3000 5000 800] +) +Symbol['N' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 0 1500 800] + SymbolLine[0 1500 2500 4000 800] + SymbolLine[2500 1000 2500 5000 800] +) +Symbol['O' 1200] +( + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['P' 1200] +( + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[2000 3000 2500 2500 800] + SymbolLine[500 3000 2000 3000 800] +) +Symbol['Q' 1200] +( + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[1000 4000 2000 5000 800] +) +Symbol['R' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[2000 3000 2500 2500 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[500 3000 2500 5000 800] +) +Symbol['S' 1200] +( + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[500 5000 2000 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['T' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[1000 1000 1000 5000 800] +) +Symbol['U' 1200] +( + SymbolLine[0 1000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 1000 2000 4500 800] +) +Symbol['V' 1200] +( + SymbolLine[0 1000 0 4000 800] + SymbolLine[0 4000 1000 5000 800] + SymbolLine[1000 5000 2000 4000 800] + SymbolLine[2000 1000 2000 4000 800] +) +Symbol['W' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 5000 1500 3500 800] + SymbolLine[1500 3500 3000 5000 800] + SymbolLine[3000 1000 3000 5000 800] +) +Symbol['X' 1200] +( + SymbolLine[0 1000 0 1500 800] + SymbolLine[0 1500 2500 4000 800] + SymbolLine[2500 4000 2500 5000 800] + SymbolLine[0 4000 0 5000 800] + SymbolLine[0 4000 2500 1500 800] + SymbolLine[2500 1000 2500 1500 800] +) +Symbol['Y' 1200] +( + SymbolLine[0 1000 0 1500 800] + SymbolLine[0 1500 1000 2500 800] + SymbolLine[1000 2500 2000 1500 800] + SymbolLine[2000 1000 2000 1500 800] + SymbolLine[1000 2500 1000 5000 800] +) +Symbol['Z' 1200] +( + SymbolLine[0 1000 2500 1000 800] + SymbolLine[2500 1000 2500 1500 800] + SymbolLine[0 4000 2500 1500 800] + SymbolLine[0 4000 0 5000 800] + SymbolLine[0 5000 2500 5000 800] +) +Symbol['[' 1200] +( + SymbolLine[0 1000 500 1000 800] + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 5000 500 5000 800] +) +Symbol['\' 1200] +( + SymbolLine[0 1500 3000 4500 800] +) +Symbol[']' 1200] +( + SymbolLine[0 1000 500 1000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 5000 500 5000 800] +) +Symbol['^' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1000 1500 800] +) +Symbol['_' 1200] +( + SymbolLine[0 5000 2000 5000 800] +) +Symbol['a' 1200] +( + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[2000 3000 2000 4500 800] + SymbolLine[2000 4500 2500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['b' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3500 2000 4500 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] +) +Symbol['c' 1200] +( + SymbolLine[500 3000 2000 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 2000 5000 800] +) +Symbol['d' 1200] +( + SymbolLine[2000 1000 2000 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] +) +Symbol['e' 1200] +( + SymbolLine[500 5000 2000 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[0 4000 2000 4000 800] + SymbolLine[2000 4000 2000 3500 800] +) +Symbol['f' 1000] +( + SymbolLine[500 1500 500 5000 800] + SymbolLine[500 1500 1000 1000 800] + SymbolLine[1000 1000 1500 1000 800] + SymbolLine[0 3000 1000 3000 800] +) +Symbol['g' 1200] +( + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[0 6000 500 6500 800] + SymbolLine[500 6500 1500 6500 800] + SymbolLine[1500 6500 2000 6000 800] + SymbolLine[2000 3000 2000 6000 800] +) +Symbol['h' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] +) +Symbol['i' 1000] +( + SymbolLine[0 2000 0 2500 800] + SymbolLine[0 3500 0 5000 800] +) +Symbol['j' 1000] +( + SymbolLine[500 2000 500 2500 800] + SymbolLine[500 3500 500 6000 800] + SymbolLine[0 6500 500 6000 800] +) +Symbol['k' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3500 1500 5000 800] + SymbolLine[0 3500 1000 2500 800] +) +Symbol['l' 1000] +( + SymbolLine[0 1000 0 4500 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['m' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] + SymbolLine[2000 3500 2500 3000 800] + SymbolLine[2500 3000 3000 3000 800] + SymbolLine[3000 3000 3500 3500 800] + SymbolLine[3500 3500 3500 5000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['n' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['o' 1200] +( + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['p' 1200] +( + SymbolLine[500 3500 500 6500 800] + SymbolLine[0 3000 500 3500 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[1000 5000 2000 5000 800] + SymbolLine[500 4500 1000 5000 800] +) +Symbol['q' 1200] +( + SymbolLine[2000 3500 2000 6500 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['r' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 2000 3000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['s' 1200] +( + SymbolLine[500 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2000 4000 2500 4500 800] + SymbolLine[500 4000 2000 4000 800] + SymbolLine[0 3500 500 4000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['t' 1000] +( + SymbolLine[500 1000 500 4500 800] + SymbolLine[500 4500 1000 5000 800] + SymbolLine[0 2500 1000 2500 800] +) +Symbol['u' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3000 2000 4500 800] +) +Symbol['v' 1200] +( + SymbolLine[0 3000 0 4000 800] + SymbolLine[0 4000 1000 5000 800] + SymbolLine[1000 5000 2000 4000 800] + SymbolLine[2000 3000 2000 4000 800] +) +Symbol['w' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[1000 5000 1500 4500 800] + SymbolLine[1500 3000 1500 4500 800] + SymbolLine[1500 4500 2000 5000 800] + SymbolLine[2000 5000 2500 5000 800] + SymbolLine[2500 5000 3000 4500 800] + SymbolLine[3000 3000 3000 4500 800] +) +Symbol['x' 1200] +( + SymbolLine[0 3000 2000 5000 800] + SymbolLine[0 5000 2000 3000 800] +) +Symbol['y' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[2000 3000 2000 6000 800] + SymbolLine[1500 6500 2000 6000 800] + SymbolLine[500 6500 1500 6500 800] + SymbolLine[0 6000 500 6500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['z' 1200] +( + SymbolLine[0 3000 2000 3000 800] + SymbolLine[0 5000 2000 3000 800] + SymbolLine[0 5000 2000 5000 800] +) +Symbol['{' 1200] +( + SymbolLine[500 1500 1000 1000 800] + SymbolLine[500 1500 500 2500 800] + SymbolLine[0 3000 500 2500 800] + SymbolLine[0 3000 500 3500 800] + SymbolLine[500 3500 500 4500 800] + SymbolLine[500 4500 1000 5000 800] +) +Symbol['|' 1200] +( + SymbolLine[0 1000 0 5000 800] +) +Symbol['}' 1200] +( + SymbolLine[0 1000 500 1500 800] + SymbolLine[500 1500 500 2500 800] + SymbolLine[500 2500 1000 3000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[500 3500 500 4500 800] + SymbolLine[0 5000 500 4500 800] +) +Symbol['~' 1200] +( + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1000 3000 800] + SymbolLine[1000 3000 1500 3500 800] + SymbolLine[1500 3500 2000 3500 800] + SymbolLine[2000 3500 2500 3000 800] +) + +Element[0x00000000 "SO8" "U10" "unknown" 382500 242500 -5000 5000 1 100 0x00000000] +( + Pad[-7500 7000 -7500 13500 2000 1000 3000 "1" "1" 0x00004100] + Pad[-2500 7000 -2500 13500 2000 1000 3000 "2" "2" 0x00004100] + Pad[2500 7000 2500 13500 2000 1000 3000 "3" "3" 0x00004100] + Pad[7500 7000 7500 13500 2000 1000 3000 "4" "4" 0x00004100] + Pad[7500 -13500 7500 -7000 2000 1000 3000 "5" "5" 0x00000100] + Pad[2500 -13500 2500 -7000 2000 1000 3000 "6" "6" 0x00000100] + Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "7" "7" 0x00000100] + Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "8" "8" 0x00000100] + ElementLine [-9500 15500 9500 15500 1000] + ElementLine [9500 -15500 9500 15500 1000] + ElementLine [-9500 -15500 9500 -15500 1000] + ElementLine [-9500 2500 -9500 15500 1000] + ElementLine [-9500 -15500 -9500 -2500 1000] + ElementArc [-9500 0 2500 2500 90 180 1000] + + ) + +Element[0x00000000 "TO220W" "Q5" "unknown" 515000 242500 -10000 -19000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 6000 2000] + ElementLine [30000 6000 -10000 6000 2000] + ElementLine [-10000 6000 -10000 -12000 2000] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 -6000 2000] + ElementLine [30000 -6000 -10000 -6000 2000] + ElementLine [-10000 -6000 -10000 -12000 2000] + ElementLine [3000 -12000 3000 -6000 1000] + ElementLine [17000 -12000 17000 -6000 1000] + + ) + +Element[0x00000000 "TO220W" "Q4" "unknown" 465000 242500 -10000 -19000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 6000 2000] + ElementLine [30000 6000 -10000 6000 2000] + ElementLine [-10000 6000 -10000 -12000 2000] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 -6000 2000] + ElementLine [30000 -6000 -10000 -6000 2000] + ElementLine [-10000 -6000 -10000 -12000 2000] + ElementLine [3000 -12000 3000 -6000 1000] + ElementLine [17000 -12000 17000 -6000 1000] + + ) + +Element[0x00000000 "RCY100P" "C23" "4.7uFx16V" 350000 282500 27500 7500 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-9000 0 -4000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00002000 "RCY300P" "C22" "1000uFx100V" 567500 227500 45000 -27500 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 5200 "1" "P" 0x00002101] + Pin[30000 0 8000 3000 8600 5200 "2" "N" 0x00002001] + ElementLine [-4000 0 -9000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [15000 0 30000 30000 0 360 1000] + + ) + +Element[0x00000000 "SO8" "U9" "unknown" 382500 292500 -6000 2000 1 100 0x00000000] +( + Pad[-7500 7000 -7500 13500 2000 1000 3000 "1" "1" 0x00004100] + Pad[-2500 7000 -2500 13500 2000 1000 3000 "2" "2" 0x00004100] + Pad[2500 7000 2500 13500 2000 1000 3000 "3" "3" 0x00004100] + Pad[7500 7000 7500 13500 2000 1000 3000 "4" "4" 0x00004100] + Pad[7500 -13500 7500 -7000 2000 1000 3000 "5" "5" 0x00000100] + Pad[2500 -13500 2500 -7000 2000 1000 3000 "6" "6" 0x00000100] + Pad[-2500 -13500 -2500 -7000 2000 1000 3000 "7" "7" 0x00000100] + Pad[-7500 -13500 -7500 -7000 2000 1000 3000 "8" "8" 0x00000100] + ElementLine [-9500 15500 9500 15500 1000] + ElementLine [9500 -15500 9500 15500 1000] + ElementLine [-9500 -15500 9500 -15500 1000] + ElementLine [-9500 2500 -9500 15500 1000] + ElementLine [-9500 -15500 -9500 -2500 1000] + ElementArc [-9500 0 2500 2500 90 180 1000] + + ) + +Element[0x00000000 "DIP8" "U2" "unknown" 440000 210000 5000 -17500 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00000001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00000001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00000001] + Pin[30000 -30000 6000 3000 6600 2800 "5" "5" 0x00000001] + Pin[20000 -30000 6000 3000 6600 2800 "6" "6" 0x00000001] + Pin[10000 -30000 6000 3000 6600 2800 "7" "7" 0x00000001] + Pin[0 -30000 6000 3000 6600 2800 "8" "8" 0x00000001] + ElementLine [-5000 5000 35000 5000 1000] + ElementLine [35000 -35000 35000 5000 1000] + ElementLine [-5000 -35000 35000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "TO220W" "Q3" "unknown" 515000 292500 -10000 -19000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 6000 2000] + ElementLine [30000 6000 -10000 6000 2000] + ElementLine [-10000 6000 -10000 -12000 2000] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 -6000 2000] + ElementLine [30000 -6000 -10000 -6000 2000] + ElementLine [-10000 -6000 -10000 -12000 2000] + ElementLine [3000 -12000 3000 -6000 1000] + ElementLine [17000 -12000 17000 -6000 1000] + + ) + +Element[0x00000000 "TO220W" "Q2" "unknown" 465000 292500 -10000 -19000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 6000 2000] + ElementLine [30000 6000 -10000 6000 2000] + ElementLine [-10000 6000 -10000 -12000 2000] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 -6000 2000] + ElementLine [30000 -6000 -10000 -6000 2000] + ElementLine [-10000 -6000 -10000 -12000 2000] + ElementLine [3000 -12000 3000 -6000 1000] + ElementLine [17000 -12000 17000 -6000 1000] + + ) + +Element[0x00000000 "RCY100P" "C19" "4.7uFx16V" 350000 232500 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-9000 0 -4000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00002000 "RCY300P" "C18" "1000uFx100V" 567500 292500 45000 -30000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 5200 "1" "P" 0x00002101] + Pin[30000 0 8000 3000 8600 5200 "2" "N" 0x00002001] + ElementLine [-4000 0 -9000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [15000 0 30000 30000 0 360 1000] + + ) + +Element[0x00000000 "ALF300" "D4" "1N4007" 492500 190000 -5000 -22000 1 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 -10000 0 0 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [0 -10000 -5000 -20000 1000] + ElementLine [-5000 -20000 5000 -20000 1000] + ElementLine [5000 -20000 0 -10000 1000] + ElementLine [-5000 -10000 5000 -10000 1000] + + ) + +Element[0x00000000 "TO220W" "Q1" "unknown" 515000 210000 -10000 -19000 0 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 6000 2000] + ElementLine [30000 6000 -10000 6000 2000] + ElementLine [-10000 6000 -10000 -12000 2000] + ElementLine [-10000 -12000 30000 -12000 2000] + ElementLine [30000 -12000 30000 -6000 2000] + ElementLine [30000 -6000 -10000 -6000 2000] + ElementLine [-10000 -6000 -10000 -12000 2000] + ElementLine [3000 -12000 3000 -6000 1000] + ElementLine [17000 -12000 17000 -6000 1000] + + ) + +Element[0x00000000 "RCY100P" "C16" "4.7uFx16V" 350000 185000 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "1" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "2" 0x00004001] + ElementLine [-9000 0 -4000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00000000 "ACY400" "R13" "1k5" 592500 160000 -5300 22000 3 100 0x00000000] +( + Pin[0 -10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 -10000 0 0 1000] + ElementLine [0 20000 0 30000 1000] + ElementLine [3300 0 3300 20000 1000] + ElementLine [-3300 20000 3300 20000 1000] + ElementLine [-3300 0 -3300 20000 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "DIP8" "U8" "unknown" 377500 210000 5000 -17000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00000001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00000001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00000001] + Pin[30000 -30000 6000 3000 6600 2800 "5" "5" 0x00000001] + Pin[20000 -30000 6000 3000 6600 2800 "6" "6" 0x00000001] + Pin[10000 -30000 6000 3000 6600 2800 "7" "7" 0x00000001] + Pin[0 -30000 6000 3000 6600 2800 "8" "8" 0x00000001] + ElementLine [-5000 5000 35000 5000 1000] + ElementLine [35000 -35000 35000 5000 1000] + ElementLine [-5000 -35000 35000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "RCI100" "C15" "100nF" 565000 52500 -7000 12000 3 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[0 10000 6000 3000 6600 2800 "2" "2" 0x00000001] + ElementLine [5000 0 5000 10000 1000] + ElementLine [-5000 0 -5000 10000 1000] + ElementArc [0 0 5000 5000 180 180 1000] + ElementArc [0 10000 5000 5000 0 180 1000] + + ) + +Element[0x00000000 "RCI100" "C14" "100nF" 465000 62500 7000 -12000 1 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[0 -10000 6000 3000 6600 2800 "2" "2" 0x00000001] + ElementLine [-5000 -10000 -5000 0 1000] + ElementLine [5000 -10000 5000 0 1000] + ElementArc [0 0 5000 5000 0 180 1000] + ElementArc [0 -10000 5000 5000 180 180 1000] + + ) + +Element[0x00000000 "Radial lead circular non-polar component (typically capacitor)," "C20" "RCI100" 360000 307500 -12000 -7000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[-10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [-10000 -5000 0 -5000 1000] + ElementLine [-10000 5000 0 5000 1000] + ElementArc [-10000 0 5000 5000 270 180 1000] + ElementArc [0 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "Radial lead circular non-polar component (typically capacitor)," "C24" "RCI100" 360000 257500 -2500 15000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[-10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [-10000 -5000 0 -5000 1000] + ElementLine [-10000 5000 0 5000 1000] + ElementArc [-10000 0 5000 5000 270 180 1000] + ElementArc [0 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "ACY400" "R12" "10k" 612500 180000 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "Radial lead circular non-polar component (typically capacitor)," "C21" "RCI400" 437500 292500 -32000 -12000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[-30000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [-30000 -10000 0 -10000 1000] + ElementLine [-30000 10000 0 10000 1000] + ElementArc [-30000 0 10000 10000 270 180 1000] + ElementArc [0 0 10000 10000 90 180 1000] + + ) + +Element[0x00000000 "RCI100" "C9" "100nF" 365000 65000 7000 -12000 1 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[0 -10000 6000 3000 6600 2800 "2" "2" 0x00000001] + ElementLine [-5000 -10000 -5000 0 1000] + ElementLine [5000 -10000 5000 0 1000] + ElementArc [0 0 5000 5000 0 180 1000] + ElementArc [0 -10000 5000 5000 180 180 1000] + + ) + +Element[0x00000000 "RCI100" "C8" "100nF" 467500 122500 7000 -12000 1 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[0 -10000 6000 3000 6600 2800 "2" "2" 0x00000001] + ElementLine [-5000 -10000 -5000 0 1000] + ElementLine [5000 -10000 5000 0 1000] + ElementArc [0 0 5000 5000 0 180 1000] + ElementArc [0 -10000 5000 5000 180 180 1000] + + ) + +Element[0x00000000 "RCY100P" "C7" "1uFx16V" 350000 157500 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-9000 0 -4000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00000000 "RCI100" "C6" "2.2nF" 582500 330000 12000 7000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [0 -5000 10000 -5000 1000] + ElementLine [10000 5000 0 5000 1000] + ElementArc [0 0 5000 5000 270 180 1000] + ElementArc [10000 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "DIP28N" "U7" "unknown" 482500 132500 5000 -17000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00004001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00004001] + Pin[40000 0 6000 3000 6600 2800 "5" "5" 0x00004001] + Pin[50000 0 6000 3000 6600 2800 "6" "6" 0x00004001] + Pin[60000 0 6000 3000 6600 2800 "7" "7" 0x00004001] + Pin[70000 0 6000 3000 6600 2800 "8" "8" 0x00004001] + Pin[80000 0 6000 3000 6600 2800 "9" "9" 0x00004001] + Pin[90000 0 6000 3000 6600 2800 "10" "10" 0x00004001] + Pin[100000 0 6000 3000 6600 2800 "11" "11" 0x00004001] + Pin[110000 0 6000 3000 6600 2800 "12" "12" 0x00004001] + Pin[120000 0 6000 3000 6600 2800 "13" "13" 0x00004001] + Pin[130000 0 6000 3000 6600 2800 "14" "14" 0x00004001] + Pin[130000 -30000 6000 3000 6600 2800 "15" "15" 0x00004001] + Pin[120000 -30000 6000 3000 6600 2800 "16" "16" 0x00004001] + Pin[110000 -30000 6000 3000 6600 2800 "17" "17" 0x00004001] + Pin[100000 -30000 6000 3000 6600 2800 "18" "18" 0x00004001] + Pin[90000 -30000 6000 3000 6600 2800 "19" "19" 0x00004001] + Pin[80000 -30000 6000 3000 6600 2800 "20" "20" 0x00004001] + Pin[70000 -30000 6000 3000 6600 2800 "21" "21" 0x00004001] + Pin[60000 -30000 6000 3000 6600 2800 "22" "22" 0x00004001] + Pin[50000 -30000 6000 3000 6600 2800 "23" "23" 0x00004001] + Pin[40000 -30000 6000 3000 6600 2800 "24" "24" 0x00004001] + Pin[30000 -30000 6000 3000 6600 2800 "25" "25" 0x00004001] + Pin[20000 -30000 6000 3000 6600 2800 "26" "26" 0x00004001] + Pin[10000 -30000 6000 3000 6600 2800 "27" "27" 0x00004001] + Pin[0 -30000 6000 3000 6600 2800 "28" "28" 0x00004001] + ElementLine [-5000 5000 135000 5000 1000] + ElementLine [135000 -35000 135000 5000 1000] + ElementLine [-5000 -35000 135000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "DIP16" "U6" "unknown" 380000 132500 5000 -17000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00004001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00004001] + Pin[40000 0 6000 3000 6600 2800 "5" "5" 0x00004001] + Pin[50000 0 6000 3000 6600 2800 "6" "6" 0x00004001] + Pin[60000 0 6000 3000 6600 2800 "7" "7" 0x00004001] + Pin[70000 0 6000 3000 6600 2800 "8" "8" 0x00004001] + Pin[70000 -30000 6000 3000 6600 2800 "9" "9" 0x00004001] + Pin[60000 -30000 6000 3000 6600 2800 "10" "10" 0x00004001] + Pin[50000 -30000 6000 3000 6600 2800 "11" "11" 0x00004001] + Pin[40000 -30000 6000 3000 6600 2800 "12" "12" 0x00004001] + Pin[30000 -30000 6000 3000 6600 2800 "13" "13" 0x00004001] + Pin[20000 -30000 6000 3000 6600 2800 "14" "14" 0x00004001] + Pin[10000 -30000 6000 3000 6600 2800 "15" "15" 0x00004001] + Pin[0 -30000 6000 3000 6600 2800 "16" "16" 0x00004001] + ElementLine [-5000 5000 75000 5000 1000] + ElementLine [75000 -35000 75000 5000 1000] + ElementLine [-5000 -35000 75000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "DIP8" "U5" "unknown" 380000 72500 5000 -17000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00000001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00000001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00000001] + Pin[30000 -30000 6000 3000 6600 2800 "5" "5" 0x00000001] + Pin[20000 -30000 6000 3000 6600 2800 "6" "6" 0x00000001] + Pin[10000 -30000 6000 3000 6600 2800 "7" "7" 0x00000001] + Pin[0 -30000 6000 3000 6600 2800 "8" "8" 0x00000001] + ElementLine [-5000 5000 35000 5000 1000] + ElementLine [35000 -35000 35000 5000 1000] + ElementLine [-5000 -35000 35000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "DIP8" "U4" "unknown" 482500 72500 5000 -17500 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00000001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00000001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00000001] + Pin[30000 -30000 6000 3000 6600 2800 "5" "5" 0x00000001] + Pin[20000 -30000 6000 3000 6600 2800 "6" "6" 0x00000001] + Pin[10000 -30000 6000 3000 6600 2800 "7" "7" 0x00000001] + Pin[0 -30000 6000 3000 6600 2800 "8" "8" 0x00000001] + ElementLine [-5000 5000 35000 5000 1000] + ElementLine [35000 -35000 35000 5000 1000] + ElementLine [-5000 -35000 35000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "ACY400" "R10" "390" 532500 47500 -5300 22000 3 100 0x00000000] +( + Pin[0 -10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 -10000 0 0 1000] + ElementLine [0 20000 0 30000 1000] + ElementLine [3300 0 3300 20000 1000] + ElementLine [-3300 20000 3300 20000 1000] + ElementLine [-3300 0 -3300 20000 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "Radial lead circular non-polar component (typically capacitor)," "C17" "RCI100" 360000 210000 -12000 -7000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[-10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [-10000 -5000 0 -5000 1000] + ElementLine [-10000 5000 0 5000 1000] + ElementArc [-10000 0 5000 5000 270 180 1000] + ElementArc [0 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "ACY400" "R9" "390" 447500 67500 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "DIP8" "U3" "unknown" 582500 72500 5000 -17000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00000101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00000001] + Pin[20000 0 6000 3000 6600 2800 "3" "3" 0x00000001] + Pin[30000 0 6000 3000 6600 2800 "4" "4" 0x00000001] + Pin[30000 -30000 6000 3000 6600 2800 "5" "5" 0x00000001] + Pin[20000 -30000 6000 3000 6600 2800 "6" "6" 0x00000001] + Pin[10000 -30000 6000 3000 6600 2800 "7" "7" 0x00000001] + Pin[0 -30000 6000 3000 6600 2800 "8" "8" 0x00000001] + ElementLine [-5000 5000 35000 5000 1000] + ElementLine [35000 -35000 35000 5000 1000] + ElementLine [-5000 -35000 35000 -35000 1000] + ElementLine [-5000 -10000 -5000 5000 1000] + ElementLine [-5000 -35000 -5000 -20000 1000] + ElementArc [-5000 -15000 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "ACY400" "R8" "2k2" 547500 67500 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00002000 "DB9M" "J1" "MALE" 82500 57500 -40000 -7000 3 100 0x00000000] +( + Pin[-5000 -27000 14000 3000 14600 12000 "C1" "C1" 0x00002001] + Pin[-5000 70600 14000 3000 14600 12000 "C1" "C1" 0x00002001] + Pin[0 0 6000 3000 6600 3500 "1" "1" 0x00002101] + Pin[0 10900 6000 3000 6600 3500 "2" "2" 0x00002001] + Pin[0 21800 6000 3000 6600 3500 "3" "3" 0x00002001] + Pin[0 32700 6000 3000 6600 3500 "4" "4" 0x00002001] + Pin[0 43600 6000 3000 6600 3500 "5" "5" 0x00002001] + Pin[-10000 5400 6000 3000 6600 3500 "6" "6" 0x00002001] + Pin[-10000 16300 6000 3000 6600 3500 "7" "7" 0x00002001] + Pin[-10000 27200 6000 3000 6600 3500 "8" "8" 0x00002001] + Pin[-10000 38100 6000 3000 6600 3500 "9" "9" 0x00002001] + ElementLine [-51000 -39000 -48000 -39000 1000] + ElementLine [-48000 -39000 -48000 82600 1000] + ElementLine [-48000 82600 -51000 82600 1000] + ElementLine [-51000 82600 -51000 -39000 1000] + ElementLine [-51000 -33000 -48000 -33000 1000] + ElementLine [-51000 -21000 -48000 -21000 1000] + ElementLine [-51000 76600 -48000 76600 1000] + ElementLine [-51000 64600 -48000 64600 1000] + ElementLine [-78000 -10000 -51000 -10000 2000] + ElementLine [-51000 -10000 -51000 53600 1000] + ElementLine [-51000 53600 -78000 53600 2000] + ElementLine [-78000 53600 -78000 -10000 2000] + ElementLine [-48000 -16000 -28000 -16000 2000] + ElementLine [-28000 -16000 -28000 59600 2000] + ElementLine [-28000 59600 -48000 59600 2000] + ElementLine [-48000 59600 -48000 -16000 1000] + ElementLine [0 0 -28000 0 2000] + ElementLine [0 10900 -28000 10900 2000] + ElementLine [0 21800 -28000 21800 2000] + ElementLine [0 32700 -28000 32700 2000] + ElementLine [0 43600 -28000 43600 2000] + ElementLine [-10000 5400 -28000 5400 2000] + ElementLine [-10000 16300 -28000 16300 2000] + ElementLine [-10000 27200 -28000 27200 2000] + ElementLine [-10000 38100 -28000 38100 2000] + + ) + +Element[0x00002000 "Push-button, tactile, right angle, 466mils actuator" "S1" "MJTP1236_D" 55000 342500 9800 8900 0 100 0x00000040] +( + Pin[0 0 6000 3000 6600 4200 "1" "1" 0x00006101] + Pin[0 17700 6000 3000 6600 4200 "2" "2" 0x00006001] + Pin[9800 -4900 7000 3000 7600 5200 "C1" "C1" 0x00006001] + Pin[9800 22700 7000 3000 7600 5200 "C2" "C2" 0x00006001] + ElementLine [-46600 14800 -10000 15800 2000] + ElementLine [-46600 3000 -46600 14800 2000] + ElementLine [-10000 2000 -46600 3000 2000] + ElementLine [3800 -4900 3800 22700 2000] + ElementLine [-10000 22700 15800 22700 2000] + ElementLine [-10000 -4900 -10000 22700 2000] + ElementLine [-10000 -4900 15800 -4900 2000] + + ) + +Element[0x00000000 "ACY400" "R7" "470" 512500 180000 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00002000 "LED5" "D2" "GREEN" 62500 200000 7000 -10000 1 100 0x00000000] +( + Pin[0 5000 6500 3000 7100 4300 "1" "1" 0x00002101] + Pin[0 -5000 6500 3000 7100 4300 "2" "2" 0x00002001] + ElementArc [0 0 11800 11800 90 360 1000] + ElementArc [0 0 13800 13800 90 360 1000] + + ) + +Element[0x00000000 "ACY400" "R6" "470" 532500 180000 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "ACY400" "R5" "2k7" 572500 160000 -5300 22000 3 100 0x00000000] +( + Pin[0 -10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 -10000 0 0 1000] + ElementLine [0 20000 0 30000 1000] + ElementLine [3300 0 3300 20000 1000] + ElementLine [-3300 20000 3300 20000 1000] + ElementLine [-3300 0 -3300 20000 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "ACY400" "R4" "2k7" 552500 160000 -5300 22000 3 100 0x00000000] +( + Pin[0 -10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 -10000 0 0 1000] + ElementLine [0 20000 0 30000 1000] + ElementLine [3300 0 3300 20000 1000] + ElementLine [-3300 20000 3300 20000 1000] + ElementLine [-3300 0 -3300 20000 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "ACY400" "R11" "2k2" 430000 67500 5300 -22000 1 100 0x00000000] +( + Pin[0 10000 6000 3000 6600 3500 "1" "1" 0x00000101] + Pin[0 -30000 6000 3000 6600 3500 "2" "2" 0x00000001] + ElementLine [0 0 0 10000 1000] + ElementLine [0 -30000 0 -20000 1000] + ElementLine [-3300 -20000 -3300 0 1000] + ElementLine [-3300 -20000 3300 -20000 1000] + ElementLine [3300 -20000 3300 0 1000] + ElementLine [-3300 0 3300 0 1000] + + ) + +Element[0x00000000 "ACY400" "R3" "10k" 360000 385000 22000 5300 0 100 0x00000000] +( + Pin[-10000 0 6000 3000 6600 3500 "1" "1" 0x00004101] + Pin[30000 0 6000 3000 6600 3500 "2" "2" 0x00004001] + ElementLine [-10000 0 0 0 1000] + ElementLine [20000 0 30000 0 1000] + ElementLine [0 -3300 20000 -3300 1000] + ElementLine [20000 -3300 20000 3300 1000] + ElementLine [20000 3300 0 3300 1000] + ElementLine [0 3300 0 -3300 1000] + + ) + +Element[0x00000000 "RCY100P" "C5" "1uFx16V" 350000 332500 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-4000 0 -9000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00000000 "ACY400" "R2" "2k2" 360000 370000 22000 5300 0 100 0x00000000] +( + Pin[-10000 0 6000 3000 6600 3500 "1" "1" 0x00004101] + Pin[30000 0 6000 3000 6600 3500 "2" "2" 0x00004001] + ElementLine [-10000 0 0 0 1000] + ElementLine [20000 0 30000 0 1000] + ElementLine [0 -3300 20000 -3300 1000] + ElementLine [20000 -3300 20000 3300 1000] + ElementLine [20000 3300 0 3300 1000] + ElementLine [0 3300 0 -3300 1000] + + ) + +Element[0x00000000 "RCI100" "C4" "100nF" 422500 385000 12000 7000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [0 -5000 10000 -5000 1000] + ElementLine [10000 5000 0 5000 1000] + ElementArc [0 0 5000 5000 270 180 1000] + ElementArc [10000 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "E22 standing" "" "E22" 557500 390000 -52500 -32500 2 100 0x00000000] +( + ElementLine [-75000 -65000 -75000 -10000 2000] + ElementLine [-80000 -65000 -75000 -65000 2000] + ElementLine [-80000 -65000 -80000 -10000 2000] + ElementLine [-100000 -10000 -80000 -10000 2000] + ElementLine [-100000 -65000 -100000 -10000 2000] + ElementLine [-105000 -65000 -100000 -65000 2000] + ElementLine [-105000 -65000 -105000 0 2000] + ElementLine [-75000 -10000 -30000 -10000 2000] + ElementLine [-30000 -65000 -30000 -10000 2000] + ElementLine [-30000 -65000 -25000 -65000 2000] + ElementLine [-25000 -65000 -25000 -10000 2000] + ElementLine [-25000 -10000 -5000 -10000 2000] + ElementLine [-5000 -65000 -5000 -10000 2000] + ElementLine [-5000 -65000 0 -65000 2000] + ElementLine [0 -65000 0 0 2000] + ElementLine [-105000 0 0 0 2000] + + ) + +Element[0x00002000 "LED5" "D3" "GREEN" 62500 170000 7000 -10000 1 100 0x00000000] +( + Pin[0 5000 6500 3000 7100 4300 "1" "1" 0x00002101] + Pin[0 -5000 6500 3000 7100 4300 "2" "2" 0x00002001] + ElementArc [0 0 11800 11800 90 360 1000] + ElementArc [0 0 13800 13800 90 360 1000] + + ) + +Element[0x00000000 "ACY400" "R1" "470" 360000 355000 22000 5300 0 100 0x00000000] +( + Pin[-10000 0 6000 3000 6600 3500 "1" "1" 0x00004101] + Pin[30000 0 6000 3000 6600 3500 "2" "2" 0x00004001] + ElementLine [-10000 0 0 0 1000] + ElementLine [20000 0 30000 0 1000] + ElementLine [0 -3300 20000 -3300 1000] + ElementLine [20000 -3300 20000 3300 1000] + ElementLine [20000 3300 0 3300 1000] + ElementLine [0 3300 0 -3300 1000] + + ) + +Element[0x00002000 "RCI100" "C2" "100nF" 587500 385000 12000 7000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00006101] + Pin[10000 0 6000 3000 6600 2800 "2" "2" 0x00006001] + ElementLine [0 -5000 10000 -5000 1000] + ElementLine [10000 5000 0 5000 1000] + ElementArc [0 0 5000 5000 270 180 1000] + ElementArc [10000 0 5000 5000 90 180 1000] + + ) + +Element[0x00000000 "RCY200P" "C1" "47uFx16V" 577500 357500 30000 -20000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00000101] + Pin[20000 0 6000 3000 6600 3500 "2" "N" 0x00000001] + ElementLine [-4000 0 -9000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [10000 0 20000 20000 0 360 1000] + + ) + +Element[0x00000000 "TO220W" "U1" "unknown" 515000 365000 10000 19000 2 100 0x00000000] +( + Pin[0 0 8000 3000 8600 4200 "1" "1" 0x00004101] + Pin[-10000 0 8000 3000 8600 4200 "2" "2" 0x00004001] + Pin[-20000 0 8000 3000 8600 4200 "3" "3" 0x00004001] + ElementLine [-30000 12000 10000 12000 2000] + ElementLine [-30000 -6000 -30000 12000 2000] + ElementLine [-30000 -6000 10000 -6000 2000] + ElementLine [10000 -6000 10000 12000 2000] + ElementLine [-30000 12000 10000 12000 2000] + ElementLine [-30000 6000 -30000 12000 2000] + ElementLine [-30000 6000 10000 6000 2000] + ElementLine [10000 6000 10000 12000 2000] + ElementLine [-3000 6000 -3000 12000 1000] + ElementLine [-17000 6000 -17000 12000 1000] + + ) + +Element[0x00002000 "eurocard_3U" "" "EUROCARD_3U" 45000 5000 636000 0 3 100 0x00000040] +( + Pin[12500 22500 12000 3000 12600 8000 "M1" "1" 0x00006001] + Pin[12500 371200 12000 3000 12600 8000 "M2" "2" 0x00006001] + Pin[617500 22500 12000 3000 12600 8000 "M3" "3" 0x00006001] + Pin[617500 371200 12000 3000 12600 8000 "M4" "4" 0x00006001] + ElementLine [630000 0 0 0 2000] + ElementLine [630000 393700 630000 0 2000] + ElementLine [0 393700 630000 393700 2000] + ElementLine [0 0 0 393700 2000] + + ) + +Element[0x00002000 "DIN41.612 row a+b+c male" "J2" "abc96m" 652500 47500 25000 298000 1 200 0x00000040] +( + Pin[0 0 6000 3000 6600 3000 "a1" "A1" 0x00002101] + Pin[0 10000 6000 3000 6600 3000 "a2" "A2" 0x00002001] + Pin[0 20000 6000 3000 6600 3000 "a3" "A3" 0x00002001] + Pin[0 30000 6000 3000 6600 3000 "a4" "A4" 0x00002001] + Pin[0 40000 6000 3000 6600 3000 "a5" "A5" 0x00002001] + Pin[0 50000 6000 3000 6600 3000 "a6" "A6" 0x00002001] + Pin[0 60000 6000 3000 6600 3000 "a7" "A7" 0x00002001] + Pin[0 70000 6000 3000 6600 3000 "a8" "A8" 0x00002001] + Pin[0 80000 6000 3000 6600 3000 "a9" "A9" 0x00002001] + Pin[0 90000 6000 3000 6600 3000 "a10" "A10" 0x00002001] + Pin[0 100000 6000 3000 6600 3000 "a11" "A11" 0x00002001] + Pin[0 110000 6000 3000 6600 3000 "a12" "A12" 0x00002001] + Pin[0 120000 6000 3000 6600 3000 "a13" "A13" 0x00002001] + Pin[0 130000 6000 3000 6600 3000 "a14" "A14" 0x00002001] + Pin[0 140000 6000 3000 6600 3000 "a15" "A15" 0x00002001] + Pin[0 150000 6000 3000 6600 3000 "a16" "A16" 0x00002001] + Pin[0 160000 6000 3000 6600 3000 "a17" "A17" 0x00002001] + Pin[0 170000 6000 3000 6600 3000 "a18" "A18" 0x00002001] + Pin[0 180000 6000 3000 6600 3000 "a19" "A19" 0x00002001] + Pin[0 190000 6000 3000 6600 3000 "a20" "A20" 0x00002001] + Pin[0 200000 6000 3000 6600 3000 "a21" "A21" 0x00002001] + Pin[0 210000 6000 3000 6600 3000 "a22" "A22" 0x00002001] + Pin[0 220000 6000 3000 6600 3000 "a23" "A23" 0x00002001] + Pin[0 230000 6000 3000 6600 3000 "a24" "A24" 0x00002001] + Pin[0 240000 6000 3000 6600 3000 "a25" "A25" 0x00002001] + Pin[0 250000 6000 3000 6600 3000 "a26" "A26" 0x00002001] + Pin[0 260000 6000 3000 6600 3000 "a27" "A27" 0x00002001] + Pin[0 270000 6000 3000 6600 3000 "a28" "A28" 0x00002001] + Pin[0 280000 6000 3000 6600 3000 "a29" "A29" 0x00002001] + Pin[0 290000 6000 3000 6600 3000 "a30" "A30" 0x00002001] + Pin[0 300000 6000 3000 6600 3000 "a31" "A31" 0x00002001] + Pin[0 310000 6000 3000 6600 3000 "a32" "A32" 0x00002001] + Pin[-10000 0 6000 3000 6600 3000 "b1" "B1" 0x00002001] + Pin[-10000 10000 6000 3000 6600 3000 "b2" "B2" 0x00002001] + Pin[-10000 20000 6000 3000 6600 3000 "b3" "B3" 0x00002001] + Pin[-10000 30000 6000 3000 6600 3000 "b4" "B4" 0x00002001] + Pin[-10000 40000 6000 3000 6600 3000 "b5" "B5" 0x00002001] + Pin[-10000 50000 6000 3000 6600 3000 "b6" "B6" 0x00002001] + Pin[-10000 60000 6000 3000 6600 3000 "b7" "B7" 0x00002001] + Pin[-10000 70000 6000 3000 6600 3000 "b8" "B8" 0x00002001] + Pin[-10000 80000 6000 3000 6600 3000 "b9" "B9" 0x00002001] + Pin[-10000 90000 6000 3000 6600 3000 "b10" "B10" 0x00002001] + Pin[-10000 100000 6000 3000 6600 3000 "b11" "B11" 0x00002001] + Pin[-10000 110000 6000 3000 6600 3000 "b12" "B12" 0x00002001] + Pin[-10000 120000 6000 3000 6600 3000 "b13" "B13" 0x00002001] + Pin[-10000 130000 6000 3000 6600 3000 "b14" "B14" 0x00002001] + Pin[-10000 140000 6000 3000 6600 3000 "b15" "B15" 0x00002001] + Pin[-10000 150000 6000 3000 6600 3000 "b16" "B16" 0x00002001] + Pin[-10000 160000 6000 3000 6600 3000 "b17" "B17" 0x00002001] + Pin[-10000 170000 6000 3000 6600 3000 "b18" "B18" 0x00002001] + Pin[-10000 180000 6000 3000 6600 3000 "b19" "B19" 0x00002001] + Pin[-10000 190000 6000 3000 6600 3000 "b20" "B20" 0x00002001] + Pin[-10000 200000 6000 3000 6600 3000 "b21" "B21" 0x00002001] + Pin[-10000 210000 6000 3000 6600 3000 "b22" "B22" 0x00002001] + Pin[-10000 220000 6000 3000 6600 3000 "b23" "B23" 0x00002001] + Pin[-10000 230000 6000 3000 6600 3000 "b24" "B24" 0x00002001] + Pin[-10000 240000 6000 3000 6600 3000 "b25" "B25" 0x00002001] + Pin[-10000 250000 6000 3000 6600 3000 "b26" "B26" 0x00002001] + Pin[-10000 260000 6000 3000 6600 3000 "b27" "B27" 0x00002001] + Pin[-10000 270000 6000 3000 6600 3000 "b28" "B28" 0x00002001] + Pin[-10000 280000 6000 3000 6600 3000 "b29" "B29" 0x00002001] + Pin[-10000 290000 6000 3000 6600 3000 "b30" "B30" 0x00002001] + Pin[-10000 300000 6000 3000 6600 3000 "b31" "B31" 0x00002001] + Pin[-10000 310000 6000 3000 6600 3000 "b32" "B32" 0x00002001] + Pin[-20000 0 6000 3000 6600 3000 "c1" "C1" 0x00002001] + Pin[-20000 10000 6000 3000 6600 3000 "c2" "C2" 0x00002001] + Pin[-20000 20000 6000 3000 6600 3000 "c3" "C3" 0x00002001] + Pin[-20000 30000 6000 3000 6600 3000 "c4" "C4" 0x00002001] + Pin[-20000 40000 6000 3000 6600 3000 "c5" "C5" 0x00002001] + Pin[-20000 50000 6000 3000 6600 3000 "c6" "C6" 0x00002001] + Pin[-20000 60000 6000 3000 6600 3000 "c7" "C7" 0x00002001] + Pin[-20000 70000 6000 3000 6600 3000 "c8" "C8" 0x00002001] + Pin[-20000 80000 6000 3000 6600 3000 "c9" "C9" 0x00002001] + Pin[-20000 90000 6000 3000 6600 3000 "c10" "C10" 0x00002001] + Pin[-20000 100000 6000 3000 6600 3000 "c11" "C11" 0x00002001] + Pin[-20000 110000 6000 3000 6600 3000 "c12" "C12" 0x00002001] + Pin[-20000 120000 6000 3000 6600 3000 "c13" "C13" 0x00002001] + Pin[-20000 130000 6000 3000 6600 3000 "c14" "C14" 0x00002001] + Pin[-20000 140000 6000 3000 6600 3000 "c15" "C15" 0x00002001] + Pin[-20000 150000 6000 3000 6600 3000 "c16" "C16" 0x00002001] + Pin[-20000 160000 6000 3000 6600 3000 "c17" "C17" 0x00002001] + Pin[-20000 170000 6000 3000 6600 3000 "c18" "C18" 0x00002001] + Pin[-20000 180000 6000 3000 6600 3000 "c19" "C19" 0x00002001] + Pin[-20000 190000 6000 3000 6600 3000 "c20" "C20" 0x00002001] + Pin[-20000 200000 6000 3000 6600 3000 "c21" "C21" 0x00002001] + Pin[-20000 210000 6000 3000 6600 3000 "c22" "C22" 0x00002001] + Pin[-20000 220000 6000 3000 6600 3000 "c23" "C23" 0x00002001] + Pin[-20000 230000 6000 3000 6600 3000 "c24" "C24" 0x00002001] + Pin[-20000 240000 6000 3000 6600 3000 "c25" "C25" 0x00002001] + Pin[-20000 250000 6000 3000 6600 3000 "c26" "C26" 0x00002001] + Pin[-20000 260000 6000 3000 6600 3000 "c27" "C27" 0x00002001] + Pin[-20000 270000 6000 3000 6600 3000 "c28" "C28" 0x00002001] + Pin[-20000 280000 6000 3000 6600 3000 "c29" "C29" 0x00002001] + Pin[-20000 290000 6000 3000 6600 3000 "c30" "C30" 0x00002001] + Pin[-20000 300000 6000 3000 6600 3000 "c31" "C31" 0x00002001] + Pin[-20000 310000 6000 3000 6600 3000 "c32" "C32" 0x00002001] + Pin[10000 330000 12000 3000 12600 8000 "M1" "97" 0x00002001] + Pin[10000 -20000 12000 3000 12600 8000 "M2" "98" 0x00002001] + ElementLine [32000 -20000 50000 -20000 2000] + ElementLine [50000 -20000 50000 330000 2000] + ElementLine [32000 330000 50000 330000 2000] + ElementLine [9500 -8000 9500 318000 2000] + ElementLine [0 -8000 9500 -8000 2000] + ElementLine [9500 -8000 32000 -8000 1000] + ElementLine [32000 -20000 32000 -8000 1000] + ElementLine [32000 -30000 32000 -20000 2000] + ElementLine [0 -30000 32000 -30000 2000] + ElementLine [0 -30000 0 -8000 2000] + ElementLine [0 340000 32000 340000 2000] + ElementLine [32000 330000 32000 340000 2000] + ElementLine [32000 318000 32000 330000 1000] + ElementLine [9500 318000 32000 318000 1000] + ElementLine [0 318000 9500 318000 2000] + ElementLine [0 318000 0 340000 2000] + ElementLine [-20000 0 7500 0 4000] + ElementLine [-20000 10000 7500 10000 4000] + ElementLine [-20000 20000 7500 20000 4000] + ElementLine [-20000 30000 7500 30000 4000] + ElementLine [-20000 40000 7500 40000 4000] + ElementLine [-20000 50000 7500 50000 4000] + ElementLine [-20000 60000 7500 60000 4000] + ElementLine [-20000 70000 7500 70000 4000] + ElementLine [-20000 80000 7500 80000 4000] + ElementLine [-20000 90000 7500 90000 4000] + ElementLine [-20000 100000 7500 100000 4000] + ElementLine [-20000 110000 7500 110000 4000] + ElementLine [-20000 120000 7500 120000 4000] + ElementLine [-20000 130000 7500 130000 4000] + ElementLine [-20000 140000 7500 140000 4000] + ElementLine [-20000 150000 7500 150000 4000] + ElementLine [-20000 160000 7500 160000 4000] + ElementLine [-20000 170000 7500 170000 4000] + ElementLine [-20000 180000 7500 180000 4000] + ElementLine [-20000 190000 7500 190000 4000] + ElementLine [-20000 200000 7500 200000 4000] + ElementLine [-20000 210000 7500 210000 4000] + ElementLine [-20000 220000 7500 220000 4000] + ElementLine [-20000 230000 7500 230000 4000] + ElementLine [-20000 240000 7500 240000 4000] + ElementLine [-20000 250000 7500 250000 4000] + ElementLine [-20000 260000 7500 260000 4000] + ElementLine [-20000 270000 7500 270000 4000] + ElementLine [-20000 280000 7500 280000 4000] + ElementLine [-20000 290000 7500 290000 4000] + ElementLine [-20000 300000 7500 300000 4000] + ElementLine [-20000 310000 7500 310000 4000] + + ) + +Element[0x00002000 "LED5" "D1" "RED" 62500 307500 7000 -10000 1 100 0x00000040] +( + Pin[0 5000 6500 3000 7100 4300 "1" "1" 0x00002101] + Pin[0 -5000 6500 3000 7100 4300 "2" "2" 0x00002001] + ElementArc [0 0 11800 11800 90 360 1000] + ElementArc [0 0 13800 13800 90 360 1000] + + ) + +Element[0x00000000 "RCY200P" "C3" "47uFx16V" 412500 357500 30000 -20000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00000101] + Pin[20000 0 6000 3000 6600 3500 "2" "N" 0x00000001] + ElementLine [-4000 0 -9000 0 1000] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementArc [10000 0 20000 20000 0 360 1000] + + ) + +Element[0x00000000 "Bottom lead polar circular component (typically capacitor)" "C11" "RCY100P" 390000 157500 -15000 10000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[-10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [6500 -2500 6500 2500 1000] + ElementLine [4000 0 9000 0 1000] + ElementArc [-5000 0 10000 10000 180 360 1000] + + ) + +Element[0x00000000 "Bottom lead polar circular component (typically capacitor)" "C13" "RCY100P" 350000 102500 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementLine [-9000 0 -4000 0 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00000000 "Bottom lead polar circular component (typically capacitor)" "C10" "RCY100P" 350000 130000 15000 -10000 0 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [-6500 -2500 -6500 2500 1000] + ElementLine [-9000 0 -4000 0 1000] + ElementArc [5000 0 10000 10000 0 360 1000] + + ) + +Element[0x00000000 "Radial lead circular non-polar component (typically capacitor)," "C25" "RCI400" 437500 242500 -32000 -12000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 2800 "1" "1" 0x00004101] + Pin[-30000 0 6000 3000 6600 2800 "2" "2" 0x00004001] + ElementLine [-30000 -10000 0 -10000 1000] + ElementLine [-30000 10000 0 10000 1000] + ElementArc [-30000 0 10000 10000 270 180 1000] + ElementArc [0 0 10000 10000 90 180 1000] + + ) + +Element[0x00000000 "Bottom lead polar circular component (typically capacitor)" "C12" "RCY100P" 422500 157500 -15000 10000 2 100 0x00000000] +( + Pin[0 0 6000 3000 6600 3500 "1" "P" 0x00004101] + Pin[-10000 0 6000 3000 6600 3500 "2" "N" 0x00004001] + ElementLine [6500 -2500 6500 2500 1000] + ElementLine [4000 0 9000 0 1000] + ElementArc [-5000 0 10000 10000 180 360 1000] + + ) +Rat[375000 229000 1 515000 242500 0 0x00000010] +Rat[385000 256000 1 465000 242500 0 0x00000010] +Rat[380000 256000 1 407500 242500 0 0x00000010] +Rat[375000 279000 1 515000 292500 0 0x00000010] +Rat[385000 306000 1 465000 292500 0 0x00000010] +Rat[380000 306000 1 407500 292500 0 0x00000010] +Rat[387500 180000 0 397500 180000 0 0x00000010] +Rat[397500 180000 0 515000 210000 0 0x00000010] +Rat[612500 150000 0 642500 107500 0 0x00000010] +Rat[390000 256000 1 437500 242500 0 0x00000010] +Rat[437500 242500 0 485000 242500 0 0x00000010] +Rat[485000 242500 0 525000 242500 0 0x00000010] +Rat[525000 242500 0 632500 297500 0 0x00000010] +Rat[632500 297500 0 642500 297500 0 0x00000010] +Rat[642500 297500 0 652500 297500 0 0x00000010] +Rat[390000 306000 1 437500 292500 0 0x00000010] +Rat[437500 292500 0 485000 292500 0 0x00000010] +Rat[485000 292500 0 525000 292500 0 0x00000010] +Rat[525000 292500 0 632500 287500 0 0x00000010] +Rat[632500 287500 0 642500 287500 0 0x00000010] +Rat[642500 287500 0 652500 287500 0 0x00000010] +Rat[475000 242500 0 475000 292500 0 0x00000010] +Rat[475000 242500 0 492500 160000 0 0x00000010] +Rat[475000 292500 0 567500 292500 0 0x00000010] +Rat[567500 292500 0 567500 227500 0 0x00000010] +Rat[567500 292500 0 632500 277500 0 0x00000010] +Rat[632500 277500 0 642500 277500 0 0x00000010] +Rat[642500 277500 0 652500 277500 0 0x00000010] +Rat[642500 277500 0 642500 357500 0 0x00000010] +Rat[642500 357500 0 652500 357500 0 0x00000010] +Rat[642500 357500 0 632500 357500 0 0x00000010] +Rat[567500 227500 0 632500 107500 0 0x00000010] +Rat[492500 190000 0 525000 210000 0 0x00000010] +Rat[525000 210000 0 632500 267500 0 0x00000010] +Rat[632500 267500 0 642500 267500 0 0x00000010] +Rat[642500 267500 0 652500 267500 0 0x00000010] +Rat[592500 190000 0 612500 190000 0 0x00000010] +Rat[592500 190000 0 522500 132500 0 0x00000010] +Rat[387500 210000 0 512500 132500 0 0x00000010] +Rat[380000 157500 0 380000 132500 0 0x00000010] +Rat[592500 132500 0 420000 102500 0 0x00000010] +Rat[582500 132500 0 430000 102500 0 0x00000010] +Rat[492500 132500 0 440000 102500 0 0x00000010] +Rat[502500 132500 0 450000 102500 0 0x00000010] +Rat[350000 102500 0 430000 132500 0 0x00000010] +Rat[422500 157500 0 420000 132500 0 0x00000010] +Rat[412500 157500 0 410000 132500 0 0x00000010] +Rat[390000 157500 0 400000 132500 0 0x00000010] +Rat[360000 130000 0 390000 132500 0 0x00000010] +Rat[582500 102500 0 430000 77500 0 0x00000010] +Rat[430000 77500 0 400000 42500 0 0x00000010] +Rat[400000 72500 0 532500 37500 0 0x00000010] +Rat[592500 102500 0 447500 77500 0 0x00000010] +Rat[502500 72500 0 447500 37500 0 0x00000010] +Rat[642500 57500 0 642500 47500 0 0x00000010] +Rat[642500 57500 0 592500 72500 0 0x00000010] +Rat[592500 72500 0 582500 42500 0 0x00000010] +Rat[582500 42500 0 565000 52500 0 0x00000010] +Rat[565000 52500 0 512500 42500 0 0x00000010] +Rat[512500 42500 0 465000 62500 0 0x00000010] +Rat[532500 77500 0 612500 72500 0 0x00000010] +Rat[652500 47500 0 602500 42500 0 0x00000010] +Rat[632500 57500 0 592500 42500 0 0x00000010] +Rat[502500 42500 0 547500 77500 0 0x00000010] +Rat[547500 77500 0 582500 72500 0 0x00000010] +Rat[632500 47500 0 652500 57500 0 0x00000010] +Rat[632500 47500 0 602500 72500 0 0x00000010] +Rat[602500 72500 0 565000 62500 0 0x00000010] +Rat[565000 62500 0 547500 37500 0 0x00000010] +Rat[547500 37500 0 482500 42500 0 0x00000010] +Rat[482500 42500 0 465000 52500 0 0x00000010] +Rat[465000 52500 0 390000 72500 0 0x00000010] +Rat[410000 102500 0 82500 68400 0 0x00000010] +Rat[440000 132500 0 72500 73800 0 0x00000010] +Rat[400000 102500 0 82500 79300 0 0x00000010] +Rat[450000 132500 0 72500 84700 0 0x00000010] +Rat[62500 165000 0 512500 190000 0 0x00000010] +Rat[390000 229000 1 385000 279000 1 0x00000010] +Rat[390000 229000 1 512500 150000 0 0x00000010] +Rat[512500 150000 0 512500 102500 0 0x00000010] +Rat[62500 195000 0 532500 190000 0 0x00000010] +Rat[385000 229000 1 390000 279000 1 0x00000010] +Rat[385000 229000 1 532500 150000 0 0x00000010] +Rat[532500 150000 0 502500 102500 0 0x00000010] +Rat[652500 87500 0 572500 150000 0 0x00000010] +Rat[572500 150000 0 532500 132500 0 0x00000010] +Rat[632500 97500 0 552500 150000 0 0x00000010] +Rat[552500 150000 0 542500 132500 0 0x00000010] +Rat[562500 132500 0 470000 180000 0 0x00000010] +Rat[55000 360200 0 350000 370000 0 0x00000010] +Rat[350000 370000 0 350000 385000 0 0x00000010] +Rat[350000 370000 0 350000 332500 0 0x00000010] +Rat[482500 132500 0 390000 370000 0 0x00000010] +Rat[62500 302500 0 350000 355000 0 0x00000010] +Rat[350000 210000 0 350000 185000 0 0x00000010] +Rat[350000 210000 0 377500 210000 0 0x00000010] +Rat[350000 185000 0 350000 157500 0 0x00000010] +Rat[350000 157500 0 350000 130000 0 0x00000010] +Rat[350000 185000 0 377500 180000 0 0x00000010] +Rat[350000 130000 0 380000 102500 0 0x00000010] +Rat[380000 102500 0 365000 55000 0 0x00000010] +Rat[365000 55000 0 380000 42500 0 0x00000010] +Rat[380000 42500 0 430000 37500 0 0x00000010] +Rat[377500 180000 0 440000 180000 0 0x00000010] +Rat[430000 37500 0 492500 72500 0 0x00000010] +Rat[492500 72500 0 482500 102500 0 0x00000010] +Rat[482500 102500 0 467500 112500 0 0x00000010] +Rat[492500 72500 0 562500 102500 0 0x00000010] +Rat[562500 102500 0 602500 132500 0 0x00000010] +Rat[602500 132500 0 632500 87500 0 0x00000010] +Rat[632500 87500 0 652500 97500 0 0x00000010] +Rat[602500 132500 0 572500 190000 0 0x00000010] +Rat[572500 190000 0 552500 190000 0 0x00000010] +Rat[572500 190000 0 632500 317500 0 0x00000010] +Rat[632500 317500 0 642500 317500 0 0x00000010] +Rat[642500 317500 0 652500 317500 0 0x00000010] +Rat[632500 317500 0 495000 365000 0 0x00000010] +Rat[495000 365000 0 432500 385000 0 0x00000010] +Rat[432500 385000 0 412500 357500 0 0x00000010] +Rat[412500 357500 0 390000 355000 0 0x00000010] +Rat[390000 355000 0 390000 385000 0 0x00000010] +Rat[380000 229000 1 360000 232500 0 0x00000010] +Rat[360000 232500 0 360000 210000 0 0x00000010] +Rat[360000 232500 0 360000 257500 0 0x00000010] +Rat[360000 257500 0 360000 282500 0 0x00000010] +Rat[360000 282500 0 380000 279000 1 0x00000010] +Rat[360000 282500 0 360000 307500 0 0x00000010] +Rat[360000 210000 0 360000 185000 0 0x00000010] +Rat[360000 307500 0 360000 332500 0 0x00000010] +Rat[360000 185000 0 360000 157500 0 0x00000010] +Rat[380000 229000 1 407500 210000 0 0x00000010] +Rat[407500 210000 0 407500 180000 0 0x00000010] +Rat[360000 157500 0 360000 102500 0 0x00000010] +Rat[360000 102500 0 390000 102500 0 0x00000010] +Rat[360000 102500 0 365000 65000 0 0x00000010] +Rat[365000 65000 0 410000 42500 0 0x00000010] +Rat[407500 210000 0 470000 210000 0 0x00000010] +Rat[470000 210000 0 535000 210000 0 0x00000010] +Rat[535000 210000 0 535000 242500 0 0x00000010] +Rat[535000 242500 0 535000 292500 0 0x00000010] +Rat[535000 292500 0 582500 330000 0 0x00000010] +Rat[582500 330000 0 592500 330000 0 0x00000010] +Rat[592500 330000 0 597500 357500 0 0x00000010] +Rat[597500 357500 0 587500 385000 0 0x00000010] +Rat[597500 357500 0 632500 347500 0 0x00000010] +Rat[632500 347500 0 642500 347500 0 0x00000010] +Rat[632500 347500 0 632500 337500 0 0x00000010] +Rat[632500 337500 0 642500 337500 0 0x00000010] +Rat[642500 337500 0 652500 337500 0 0x00000010] +Rat[652500 337500 0 652500 347500 0 0x00000010] +Rat[652500 337500 0 652500 307500 0 0x00000010] +Rat[652500 307500 0 642500 307500 0 0x00000010] +Rat[642500 307500 0 632500 307500 0 0x00000010] +Rat[592500 330000 0 597500 292500 0 0x00000010] +Rat[597500 292500 0 632500 257500 0 0x00000010] +Rat[632500 257500 0 642500 257500 0 0x00000010] +Rat[642500 257500 0 652500 257500 0 0x00000010] +Rat[632500 257500 0 597500 227500 0 0x00000010] +Rat[360000 332500 0 432500 357500 0 0x00000010] +Rat[432500 357500 0 422500 385000 0 0x00000010] +Rat[432500 357500 0 505000 365000 0 0x00000010] +Rat[597500 227500 0 592500 150000 0 0x00000010] +Rat[592500 150000 0 552500 132500 0 0x00000010] +Rat[552500 132500 0 572500 102500 0 0x00000010] +Rat[552500 132500 0 492500 102500 0 0x00000010] +Rat[492500 102500 0 467500 122500 0 0x00000010] +Rat[572500 102500 0 642500 97500 0 0x00000010] +Rat[642500 97500 0 642500 87500 0 0x00000010] +Rat[642500 97500 0 652500 107500 0 0x00000010] +Rat[360000 102500 0 82500 101100 0 0x00000010] +Rat[82500 101100 0 62500 175000 0 0x00000010] +Rat[62500 175000 0 62500 205000 0 0x00000010] +Rat[62500 205000 0 62500 312500 0 0x00000010] +Rat[62500 312500 0 55000 342500 0 0x00000010] +Rat[350000 257500 0 350000 282500 0 0x00000010] +Rat[350000 282500 0 350000 307500 0 0x00000010] +Rat[350000 257500 0 350000 232500 0 0x00000010] +Rat[350000 257500 0 375000 256000 1 0x00000010] +Rat[350000 307500 0 375000 306000 1 0x00000010] +Rat[375000 306000 1 515000 365000 0 0x00000010] +Rat[515000 365000 0 577500 357500 0 0x00000010] +Rat[577500 357500 0 597500 385000 0 0x00000010] +Rat[577500 357500 0 632500 327500 0 0x00000010] +Rat[632500 327500 0 642500 327500 0 0x00000010] +Rat[642500 327500 0 652500 327500 0 0x00000010] +Layer(1 "solder") +( +) +Layer(2 "GND-sldr") +( +) +Layer(3 "Vcc-sldr") +( +) +Layer(4 "component") +( +) +Layer(5 "GND-comp") +( +) +Layer(6 "Vcc-comp") +( +) +Layer(7 "unused") +( +) +Layer(8 "unused") +( +) +Layer(9 "silk") +( +) +Layer(10 "silk") +( +) +NetList() +( + Net("unnamed_net28" "(unknown)") + ( + Connect("U10-8") + Connect("Q5-1") + ) + Net("unnamed_net27" "(unknown)") + ( + Connect("U10-3") + Connect("Q4-1") + ) + Net("unnamed_net26" "(unknown)") + ( + Connect("U10-2") + Connect("C25-2") + ) + Net("unnamed_net25" "(unknown)") + ( + Connect("U9-8") + Connect("Q3-1") + ) + Net("unnamed_net24" "(unknown)") + ( + Connect("U9-3") + Connect("Q2-1") + ) + Net("unnamed_net23" "(unknown)") + ( + Connect("U9-2") + Connect("C21-2") + ) + Net("unnamed_net22" "(unknown)") + ( + Connect("U8-7") + Connect("U8-6") + Connect("Q1-1") + ) + Net("INDEX" "(unknown)") + ( + Connect("R12-2") + Connect("J2-B7") + ) + Net("MOTOR-" "(unknown)") + ( + Connect("U10-4") + Connect("Q5-2") + Connect("Q4-3") + Connect("C25-1") + Connect("J2-C26") + Connect("J2-B26") + Connect("J2-A26") + ) + Net("MOTOR+" "(unknown)") + ( + Connect("U9-4") + Connect("Q3-2") + Connect("Q2-3") + Connect("C21-1") + Connect("J2-C25") + Connect("J2-B25") + Connect("J2-A25") + ) + Net("Vpp" "(unknown)") + ( + Connect("Q4-2") + Connect("C22-P") + Connect("Q2-2") + Connect("C18-P") + Connect("D4-2") + Connect("J2-C32") + Connect("J2-B32") + Connect("J2-C24") + Connect("J2-B24") + Connect("J2-C7") + Connect("J2-A32") + Connect("J2-A24") + ) + Net("/RELEASE" "(unknown)") + ( + Connect("D4-1") + Connect("Q1-2") + Connect("J2-C23") + Connect("J2-B23") + Connect("J2-A23") + ) + Net("REFPOS" "(unknown)") + ( + Connect("R13-2") + Connect("R12-1") + Connect("U7-5") + ) + Net("BRAKE" "(unknown)") + ( + Connect("U8-2") + Connect("U7-4") + ) + Net("unnamed_net21" "(unknown)") + ( + Connect("C11-N") + Connect("U6-1") + ) + Net("unnamed_net20" "(unknown)") + ( + Connect("U7-12") + Connect("U6-12") + ) + Net("unnamed_net19" "(unknown)") + ( + Connect("U7-11") + Connect("U6-11") + ) + Net("unnamed_net18" "(unknown)") + ( + Connect("U7-2") + Connect("U6-10") + ) + Net("unnamed_net17" "(unknown)") + ( + Connect("U7-3") + Connect("U6-9") + ) + Net("unnamed_net16" "(unknown)") + ( + Connect("C13-P") + Connect("U6-6") + ) + Net("unnamed_net15" "(unknown)") + ( + Connect("C12-P") + Connect("U6-5") + ) + Net("unnamed_net14" "(unknown)") + ( + Connect("C12-N") + Connect("U6-4") + ) + Net("unnamed_net13" "(unknown)") + ( + Connect("C11-P") + Connect("U6-3") + ) + Net("unnamed_net12" "(unknown)") + ( + Connect("C10-N") + Connect("U6-2") + ) + Net("unnamed_net11" "(unknown)") + ( + Connect("U7-18") + Connect("U5-6") + Connect("R11-1") + ) + Net("unnamed_net10" "(unknown)") + ( + Connect("U5-3") + Connect("R10-1") + ) + Net("unnamed_net9" "(unknown)") + ( + Connect("U7-17") + Connect("R9-1") + ) + Net("unnamed_net8" "(unknown)") + ( + Connect("U4-3") + Connect("R9-2") + ) + Net("GNDCAN" "(unknown)") + ( + Connect("J2-B2") + Connect("J2-B1") + Connect("C15-1") + Connect("C14-1") + Connect("U4-5") + Connect("U3-8") + Connect("U3-2") + ) + Net("unnamed_net7" "(unknown)") + ( + Connect("R10-2") + Connect("U3-4") + ) + Net("CANL" "(unknown)") + ( + Connect("J2-A1") + Connect("U3-6") + ) + Net("CANH" "(unknown)") + ( + Connect("J2-C2") + Connect("U3-7") + ) + Net("unnamed_net6" "(unknown)") + ( + Connect("U4-6") + Connect("U3-1") + Connect("R8-1") + ) + Net("VCAN" "(unknown)") + ( + Connect("J2-C1") + Connect("J2-A2") + Connect("C15-2") + Connect("C14-2") + Connect("U5-2") + Connect("U3-3") + Connect("U4-8") + Connect("R8-2") + ) + Net("RX" "(unknown)") + ( + Connect("U6-13") + Connect("J1-2") + ) + Net("RTS" "(unknown)") + ( + Connect("U6-7") + Connect("J1-7") + ) + Net("TX" "(unknown)") + ( + Connect("U6-14") + Connect("J1-3") + ) + Net("CTS" "(unknown)") + ( + Connect("U6-8") + Connect("J1-8") + ) + Net("unnamed_net5" "(unknown)") + ( + Connect("D3-2") + Connect("R7-1") + ) + Net("DRVB" "(unknown)") + ( + Connect("U10-5") + Connect("U9-6") + Connect("U7-25") + Connect("R7-2") + ) + Net("unnamed_net4" "(unknown)") + ( + Connect("D2-2") + Connect("R6-1") + ) + Net("DRVA" "(unknown)") + ( + Connect("U10-6") + Connect("U9-5") + Connect("U7-26") + Connect("R6-2") + ) + Net("CHA" "(unknown)") + ( + Connect("J2-A5") + Connect("U7-6") + Connect("R5-1") + ) + Net("CHB" "(unknown)") + ( + Connect("J2-C6") + Connect("U7-7") + Connect("R4-1") + ) + Net("CLOCK" "(unknown)") + ( + Connect("U7-9") + Connect("U2-5") + ) + Net("unnamed_net3" "(unknown)") + ( + Connect("S1-2") + Connect("C5-P") + Connect("R3-1") + Connect("R2-1") + ) + Net("unnamed_net2" "(unknown)") + ( + Connect("U7-1") + Connect("R2-2") + ) + Net("unnamed_net1" "(unknown)") + ( + Connect("D1-2") + Connect("R1-1") + ) + Net("+5V" "(unknown)") + ( + Connect("C17-2") + Connect("U8-1") + Connect("U8-8") + Connect("C16-1") + Connect("J2-C28") + Connect("J2-B28") + Connect("J2-C5") + Connect("J2-A28") + Connect("J2-A6") + Connect("C10-P") + Connect("C7-P") + Connect("C9-2") + Connect("C8-2") + Connect("U7-13") + Connect("U7-28") + Connect("U7-20") + Connect("U6-16") + Connect("U4-2") + Connect("U5-8") + Connect("R11-2") + Connect("R5-2") + Connect("R4-2") + Connect("U2-8") + Connect("R3-2") + Connect("C4-2") + Connect("C3-P") + Connect("R1-2") + Connect("U1-3") + ) + Net("PGND" "(unknown)") + ( + Connect("U10-7") + Connect("Q5-3") + Connect("C24-1") + Connect("C23-N") + Connect("C22-N") + Connect("U9-7") + Connect("U8-5") + Connect("U8-4") + Connect("Q3-3") + Connect("C20-1") + Connect("C19-N") + Connect("C18-N") + Connect("Q1-3") + Connect("C17-1") + Connect("C16-2") + Connect("R13-1") + Connect("J2-C31") + Connect("J2-B31") + Connect("J2-C30") + Connect("J2-B30") + Connect("J2-C27") + Connect("J2-B27") + Connect("J2-C22") + Connect("J2-B22") + Connect("J2-B6") + Connect("J2-B5") + Connect("J2-A31") + Connect("J2-A30") + Connect("J2-A27") + Connect("J2-A22") + Connect("J2-A7") + Connect("C13-N") + Connect("C5-N") + Connect("S1-1") + Connect("C7-N") + Connect("C9-1") + Connect("C8-1") + Connect("U7-8") + Connect("U7-27") + Connect("U7-19") + Connect("U6-15") + Connect("U5-5") + Connect("J1-5") + Connect("D3-1") + Connect("D2-1") + Connect("U2-4") + Connect("C4-1") + Connect("C3-N") + Connect("D1-1") + Connect("C6-1") + Connect("C2-1") + Connect("C6-2") + Connect("C1-N") + Connect("U1-2") + ) + Net("+12V" "(unknown)") + ( + Connect("C24-2") + Connect("U10-1") + Connect("C23-P") + Connect("C20-2") + Connect("U9-1") + Connect("C19-P") + Connect("J2-C29") + Connect("J2-B29") + Connect("J2-A29") + Connect("C2-2") + Connect("C1-P") + Connect("U1-1") + ) +) diff --git a/doc/aicnet.sch b/doc/aicnet.sch new file mode 100644 index 0000000..7258206 --- /dev/null +++ b/doc/aicnet.sch @@ -0,0 +1,636 @@ +v 20041228 1 +C 11600 86800 1 180 0 capacitor-1.sym +{ +T 10800 86800 5 10 1 1 0 0 1 +refdes=C? +T 11600 86900 5 10 1 1 180 0 1 +value=1uF +} +C 7100 86800 1 180 0 capacitor-1.sym +{ +T 6300 86800 5 10 1 1 0 0 1 +refdes=C? +T 7100 86900 5 10 1 1 180 0 1 +value=1uF +} +C 11600 87600 1 180 0 capacitor-1.sym +{ +T 10800 87600 5 10 1 1 0 0 1 +refdes=C? +T 11600 87700 5 10 1 1 180 0 1 +value=1uF +} +C 8200 87600 1 180 0 capacitor-1.sym +{ +T 7400 87600 5 10 1 1 0 0 1 +refdes=C? +T 8200 87700 5 10 1 1 180 0 1 +value=1uF +} +C 12000 85800 1 0 0 gnd-1.sym +C 11000 85900 1 180 0 input-1.sym +{ +T 11100 85700 5 10 1 1 0 0 1 +value=TX +T 11000 85900 5 10 0 1 0 0 1 +net=TX:1 +} +C 10200 85300 1 0 0 output-1.sym +{ +T 11100 85300 5 10 1 1 0 0 1 +value=RX +T 10200 85300 5 10 0 1 0 0 1 +net=RX:1 +} +C 2900 83800 1 0 0 DB9-1.sym +{ +T 2800 86800 5 10 1 1 0 0 1 +refdes=J? +T 3800 87100 5 10 1 1 0 6 1 +value=FEMALE +} +N 4100 85900 5300 85900 4 +N 4100 85300 5300 85300 4 +N 4100 84100 4600 84100 4 +N 4600 84100 4600 83700 4 +C 4700 83400 1 0 1 gnd-1.sym +N 4100 84700 4600 84700 4 +N 4600 84700 4600 86200 4 +N 4600 86200 4100 86200 4 +C 1000 73500 1 0 0 title-A2.sym +C 6900 80200 1 90 0 resistor-1.sym +{ +T 7300 80900 5 10 1 1 180 0 1 +refdes=R? +T 7000 80500 5 10 1 1 0 0 1 +value=2k2 +} +C 6600 81100 1 0 0 generic-power.sym +{ +T 6400 81400 5 10 0 1 0 0 1 +net=VCAN:1 +T 6500 81400 5 10 1 1 0 0 1 +value=VCAN +} +N 4500 77700 4200 77700 4 +N 4200 77700 4200 77600 4 +C 4100 77300 1 0 0 gnd-1.sym +C 6500 78500 1 0 0 generic-power.sym +{ +T 6300 78800 5 10 0 1 0 0 1 +net=VCAN:1 +T 6400 78800 5 10 1 1 0 0 1 +value=VCAN +} +N 8200 78600 8200 78500 4 +N 9600 79400 10700 79400 4 +C 7600 78600 1 0 0 PCA82C250-1.sym +{ +T 8800 78700 5 10 1 1 0 0 1 +device=PCA82C250 +T 8000 80600 5 10 1 1 0 0 1 +refdes=U? +} +N 8500 78300 8500 78600 4 +C 8700 78300 1 180 0 generic-power.sym +{ +T 8000 77900 5 10 0 1 0 0 1 +net=GNDCAN:1 +T 8000 77900 5 10 1 1 0 0 1 +value=GNDCAN +} +C 7000 79900 1 180 0 generic-power.sym +{ +T 6300 79400 5 10 0 1 0 0 1 +net=GNDCAN:1 +T 6300 79500 5 10 1 1 0 0 1 +value=GNDCAN +} +N 6500 79900 6800 79900 4 +N 4500 78000 3600 78000 4 +C 3600 80100 1 0 0 resistor-1.sym +{ +T 3800 80400 5 10 1 1 0 0 1 +refdes=R? +T 3800 79900 5 10 1 1 0 0 1 +value=390 +} +N 6500 80200 7600 80200 4 +N 6500 80800 6500 81100 4 +N 6500 81100 8600 81100 4 +N 8600 81100 8600 80800 4 +C 6500 77900 1 0 0 resistor-1.sym +{ +T 6900 78200 5 10 1 1 0 0 1 +refdes=R? +T 6800 77700 5 10 1 1 0 0 1 +value=390 +} +N 6500 78300 6700 78300 4 +N 6700 78300 6700 78500 4 +N 7400 78000 7400 79900 4 +N 7400 79900 7600 79900 4 +C 3600 78500 1 0 0 resistor-1.sym +{ +T 3800 78800 5 10 1 1 0 0 1 +refdes=R? +T 3800 78300 5 10 1 1 0 0 1 +value=2k2 +} +N 3600 78600 3600 78000 4 +N 4500 78700 4500 78600 4 +C 4500 79600 1 0 0 6n137-1.sym +{ +T 4800 81200 5 10 1 1 0 0 1 +device=6N137 +T 5800 81200 5 10 1 1 0 0 1 +refdes=U? +} +C 6500 77400 1 0 1 6n137-1.sym +{ +T 6200 79000 5 10 1 1 0 6 1 +device=6N137 +T 5200 79000 5 10 1 1 0 6 1 +refdes=U? +} +C 2200 80100 1 0 0 input-2.sym +{ +T 2700 80200 5 10 1 1 0 7 1 +value=CANTX +T 2200 80100 5 10 0 1 0 0 1 +net=CANTX:1 +} +C 3600 77900 1 0 1 output-2.sym +{ +T 2700 78000 5 10 1 1 0 7 1 +value=CANRX +T 3600 77900 5 10 0 1 0 0 1 +net=CANRX:1 +} +N 8200 78500 8500 78500 4 +N 9600 80000 10700 80000 4 +C 10700 79900 1 0 0 io-1.sym +{ +T 11600 80000 5 10 1 1 0 1 1 +value=CANH +T 10700 79900 5 10 0 1 0 0 1 +net=CANH:1 +} +C 10700 79300 1 0 0 io-1.sym +{ +T 11600 79400 5 10 1 1 0 1 1 +value=CANL +T 10700 79300 5 10 0 1 0 0 1 +net=CANL:1 +} +T 17800 73600 9 10 1 0 0 0 1 +2 +T 19300 73600 9 10 1 0 0 0 1 +3 +T 19100 74700 9 10 1 0 0 0 1 +Universidade Federal do Rio Grande do Sul +T 19300 74500 9 10 1 0 0 0 1 +Departamento de Engenharia Eletrica +C 8200 84300 1 0 0 max232-2.sym +{ +T 9900 87800 5 10 1 1 0 6 1 +refdes=U? +} +N 8200 85800 5300 85800 4 +N 8200 85400 5300 85400 4 +N 5300 85300 5300 85400 4 +N 5300 85800 5300 85900 4 +N 10200 86600 10700 86600 4 +C 11900 87900 1 0 0 5V-plus-1.sym +N 12100 87400 12100 87900 4 +N 10200 87400 10700 87400 4 +N 11600 87400 12100 87400 4 +N 12100 86100 12100 86600 4 +N 11600 86600 12100 86600 4 +N 7300 87400 7300 87000 4 +N 7300 87000 8200 87000 4 +N 7100 86600 8200 86600 4 +N 6200 86600 6200 86200 4 +N 6200 86200 8200 86200 4 +C 4300 80900 1 0 0 5V-plus-1.sym +N 4500 80500 4500 80900 4 +C 4300 78700 1 0 0 5V-plus-1.sym +C 16200 75900 1 0 0 DIN41612C96-2.sym +{ +T 16800 88900 5 10 1 1 0 0 1 +description=DIN 41612C-96 +T 19700 88900 5 10 1 1 0 6 1 +refdes=J15 +} +C 15600 88500 1 0 1 io-1.sym +{ +T 14700 88600 5 10 1 1 0 7 1 +value=CANL +T 15600 88500 5 10 0 1 0 0 1 +net=CANL:1 +} +C 20800 87900 1 0 0 io-1.sym +{ +T 21700 88000 5 10 1 1 0 1 1 +value=CANH +T 20800 87900 5 10 0 1 0 0 1 +net=CANH:1 +} +N 15600 88600 16400 88600 4 +N 20800 88000 20000 88000 4 +C 15600 86900 1 0 1 output-2.sym +{ +T 14700 87000 5 10 1 1 0 7 1 +value=CHA +T 15600 86900 5 10 0 1 0 0 1 +net=CHA:1 +} +N 16400 87000 15600 87000 4 +C 20800 86300 1 0 0 output-2.sym +{ +T 21700 86400 5 10 1 1 0 1 1 +value=CHB +T 20800 86300 5 10 0 1 0 6 1 +net=CHB:1 +} +N 20000 86400 20800 86400 4 +C 20800 86100 1 0 0 output-2.sym +{ +T 21700 86200 5 10 1 1 0 1 1 +value=INDEX +T 20800 86100 5 10 0 1 0 0 1 +net=INDEX:1 +} +N 20800 86200 20000 86200 4 +N 20000 86800 20800 86800 4 +N 15600 86600 16400 86600 4 +N 15600 88200 16400 88200 4 +N 20000 88400 20800 88400 4 +N 15600 86200 16400 86200 4 +N 20000 88600 20800 88600 4 +N 20800 88200 20000 88200 4 +N 20000 87000 20800 87000 4 +N 20800 86600 20000 86600 4 +N 20800 86000 20000 86000 4 +C 20800 78100 1 0 0 passive-1.sym +{ +T 21700 78200 5 10 1 1 0 1 1 +value=GND +T 20800 78100 5 10 0 1 0 0 1 +net=GND:1 +} +C 20800 77900 1 0 0 passive-1.sym +{ +T 21700 78000 5 10 1 1 0 1 1 +value=GND +T 20800 77900 5 10 0 1 0 0 1 +net=GND:1 +} +N 20000 80200 20800 80200 4 +N 20800 80000 20000 80000 4 +N 20000 78200 20800 78200 4 +N 20800 78000 20000 78000 4 +N 20000 76600 20800 76600 4 +N 20800 76400 20000 76400 4 +N 20800 79400 20000 79400 4 +N 20800 79200 20000 79200 4 +N 20800 76000 20000 76000 4 +N 20800 76200 20000 76200 4 +C 20800 77300 1 0 0 passive-1.sym +{ +T 21700 77400 5 10 1 1 0 1 1 +value=+12V +T 20800 77300 5 10 0 1 0 0 1 +net=+12V:1 +} +C 20800 77100 1 0 0 passive-1.sym +{ +T 21700 77200 5 10 1 1 0 1 1 +value=+12V +T 20800 77100 5 10 0 1 0 0 1 +net=+12V:1 +} +N 20800 77400 20000 77400 4 +N 20800 77200 20000 77200 4 +C 20800 77700 1 0 0 passive-1.sym +{ +T 21700 77800 5 10 1 1 0 1 1 +value=+5V +T 20800 77700 5 10 0 1 0 0 1 +net=+5V:1 +} +C 20800 77500 1 0 0 passive-1.sym +{ +T 21700 77600 5 10 1 1 0 1 1 +value=+5V +T 20800 77500 5 10 0 1 0 0 1 +net=+5V:1 +} +N 20800 77800 20000 77800 4 +N 20800 77600 20000 77600 4 +C 20800 76900 1 0 0 passive-1.sym +{ +T 21700 77000 5 10 1 1 0 1 1 +value=GND +T 20800 76900 5 10 0 1 0 0 1 +net=GND:1 +} +C 20800 76700 1 0 0 passive-1.sym +{ +T 21700 76800 5 10 1 1 0 1 1 +value=GND +T 20800 76700 5 10 0 1 0 0 1 +net=GND:1 +} +N 20000 77000 20800 77000 4 +N 20800 76800 20000 76800 4 +C 22200 79700 1 0 1 input-2.sym +{ +T 21700 79800 5 10 1 1 0 1 1 +value=/RELEASE +T 22200 79700 5 10 0 1 0 0 1 +net=/RELEASE:1 +} +C 22200 79500 1 0 1 input-2.sym +{ +T 21700 79600 5 10 1 1 0 1 1 +value=/RELEASE +T 22200 79500 5 10 0 1 0 0 1 +net=/RELEASE:1 +} +N 20000 79800 20800 79800 4 +N 20800 79600 20000 79600 4 +N 20000 79000 20800 79000 4 +C 22200 78900 1 0 1 input-2.sym +{ +T 21700 79000 5 10 1 1 0 1 1 +value=MOTOR+ +T 22200 78900 5 10 0 1 0 0 1 +net=MOTOR+:1 +} +C 22200 78700 1 0 1 input-2.sym +{ +T 21700 78800 5 10 1 1 0 1 1 +value=MOTOR+ +T 22200 78700 5 10 0 1 0 0 1 +net=MOTOR+:1 +} +N 20000 78800 20800 78800 4 +C 22200 78500 1 0 1 input-2.sym +{ +T 21700 78600 5 10 1 1 0 1 1 +value=MOTOR- +T 22200 78500 5 10 0 1 0 0 1 +net=MOTOR-:1 +} +N 20000 78600 20800 78600 4 +C 22200 78300 1 0 1 input-2.sym +{ +T 21700 78400 5 10 1 1 0 1 1 +value=MOTOR- +T 22200 78300 5 10 0 1 0 0 1 +net=MOTOR-:1 +} +N 20000 78400 20800 78400 4 +C 20800 76300 1 0 0 output-2.sym +{ +T 21700 76400 5 10 1 1 0 1 1 +value=GND +T 20800 76300 5 10 0 1 0 0 1 +net=GND:1 +} +C 20800 76500 1 0 0 output-2.sym +{ +T 21700 76600 5 10 1 1 0 1 1 +value=GND +T 20800 76500 5 10 0 1 0 0 1 +net=GND:1 +} +C 20800 76100 1 0 0 output-2.sym +{ +T 21700 76200 5 10 1 1 0 1 1 +value=Vcc +T 20800 76100 5 10 0 1 0 0 1 +net=Vcc:1 +} +C 20800 75900 1 0 0 output-2.sym +{ +T 21700 76000 5 10 1 1 0 1 1 +value=Vcc +T 20800 75900 5 10 0 1 0 0 1 +net=Vcc:1 +} +C 22200 80100 1 0 1 input-2.sym +{ +T 21700 80200 5 10 1 1 0 1 1 +value=GND +T 22200 80100 5 10 0 1 0 0 1 +net=GND:1 +} +C 22200 79900 1 0 1 input-2.sym +{ +T 21700 80000 5 10 1 1 0 1 1 +value=GND +T 22200 79900 5 10 0 1 0 0 1 +net=GND:1 +} +C 22200 79300 1 0 1 input-2.sym +{ +T 21700 79400 5 10 1 1 0 1 1 +value=Vcc +T 22200 79300 5 10 0 1 0 0 1 +net=Vcc:1 +} +C 22200 79100 1 0 1 input-2.sym +{ +T 21700 79200 5 10 1 1 0 1 1 +value=Vcc +T 22200 79100 5 10 0 1 0 0 1 +net=Vcc:1 +} +C 22200 86900 1 0 1 input-2.sym +{ +T 21700 87000 5 10 1 1 0 1 1 +value=GND +T 22200 86900 5 10 0 1 0 0 1 +net=GND:1 +} +C 22200 86500 1 0 1 input-2.sym +{ +T 21700 86600 5 10 1 1 0 1 1 +value=GND +T 22200 86500 5 10 0 1 0 0 1 +net=GND:1 +} +C 22200 86700 1 0 1 input-2.sym +{ +T 21700 86800 5 10 1 1 0 1 1 +value=+5V +T 22200 86700 5 10 0 1 0 0 1 +net=+5V:1 +} +C 22200 85900 1 0 1 input-2.sym +{ +T 21700 86000 5 10 1 1 0 1 1 +value=Vcc +T 22200 85900 5 10 0 1 0 0 1 +net=Vcc:1 +} +C 20800 88100 1 0 0 output-2.sym +{ +T 21700 88200 5 10 1 1 0 1 1 +value=GNDCAN +T 20800 88100 5 10 0 1 0 6 1 +net=GNDCAN:1 +} +C 20800 88500 1 0 0 output-2.sym +{ +T 21700 88600 5 10 1 1 0 1 1 +value=GNDCAN +T 20800 88500 5 10 0 1 0 6 1 +net=GNDCAN:1 +} +C 20800 88300 1 0 0 output-2.sym +{ +T 21700 88400 5 10 1 1 0 1 1 +value=VCAN +T 20800 88300 5 10 0 1 0 6 1 +net=VCAN:1 +} +C 15600 88100 1 0 1 output-2.sym +{ +T 14700 88200 5 10 1 1 0 7 1 +value=VCAN +T 15600 88100 5 10 0 1 0 0 1 +net=VCAN:1 +} +C 14200 86500 1 0 0 input-2.sym +{ +T 14700 86600 5 10 1 1 0 7 1 +value=+5V +T 14200 86500 5 10 0 1 0 6 1 +net=+5V:1 +} +C 14200 86100 1 0 0 input-2.sym +{ +T 14700 86200 5 10 1 1 0 7 1 +value=GND +T 14200 86100 5 10 0 1 0 6 1 +net=GND:1 +} +C 14200 80100 1 0 0 input-2.sym +{ +T 14700 80200 5 10 1 1 0 7 1 +value=GND +T 14200 80100 5 10 0 1 0 6 1 +net=GND:1 +} +N 16400 80200 15600 80200 4 +C 14200 79700 1 0 0 input-2.sym +{ +T 14700 79800 5 10 1 1 0 7 1 +value=/RELEASE +T 14200 79700 5 10 0 1 0 6 1 +net=/RELEASE:1 +} +N 16400 79800 15600 79800 4 +C 14200 79300 1 0 0 input-2.sym +{ +T 14700 79400 5 10 1 1 0 7 1 +value=Vcc +T 14200 79300 5 10 0 1 0 6 1 +net=Vcc:1 +} +N 15600 79400 16400 79400 4 +C 14200 78900 1 0 0 input-2.sym +{ +T 14700 79000 5 10 1 1 0 7 1 +value=MOTOR+ +T 14200 78900 5 10 0 1 0 6 1 +net=MOTOR+:1 +} +N 16400 79000 15600 79000 4 +C 14200 78500 1 0 0 input-2.sym +{ +T 14700 78600 5 10 1 1 0 7 1 +value=MOTOR- +T 14200 78500 5 10 0 1 0 6 1 +net=MOTOR-:1 +} +N 16400 78600 15600 78600 4 +C 15600 78100 1 0 1 passive-1.sym +{ +T 14700 78200 5 10 1 1 0 7 1 +value=GND +T 15600 78100 5 10 0 1 0 6 1 +net=GND:1 +} +N 16400 78200 15600 78200 4 +C 15600 77700 1 0 1 passive-1.sym +{ +T 14700 77800 5 10 1 1 0 7 1 +value=+5V +T 15600 77700 5 10 0 1 0 6 1 +net=+5V:1 +} +N 15600 77800 16400 77800 4 +C 15600 77300 1 0 1 passive-1.sym +{ +T 14700 77400 5 10 1 1 0 7 1 +value=+12V +T 15600 77300 5 10 0 1 0 6 1 +net=+12V:1 +} +N 15600 77400 16400 77400 4 +C 15600 76900 1 0 1 passive-1.sym +{ +T 14700 77000 5 10 1 1 0 7 1 +value=GND +T 15600 76900 5 10 0 1 0 6 1 +net=GND:1 +} +N 16400 77000 15600 77000 4 +C 15600 76500 1 0 1 output-2.sym +{ +T 14700 76600 5 10 1 1 0 7 1 +value=GND +T 15600 76500 5 10 0 1 0 6 1 +net=GND:1 +} +N 16400 76600 15600 76600 4 +C 15600 76100 1 0 1 output-2.sym +{ +T 14700 76200 5 10 1 1 0 7 1 +value=Vcc +T 15600 76100 5 10 0 1 0 6 1 +net=Vcc:1 +} +N 15600 76200 16400 76200 4 +N 4100 85600 5200 85600 4 +N 5200 85600 5200 84600 4 +N 5200 84600 8200 84600 4 +N 4100 85000 8200 85000 4 +C 11000 85100 1 180 0 input-1.sym +{ +T 11100 84900 5 10 1 1 0 0 1 +value=RTS +T 11000 85100 5 10 0 1 0 0 1 +net=RTS:1 +} +C 10200 84500 1 0 0 output-1.sym +{ +T 11100 84500 5 10 1 1 0 0 1 +value=CTS +T 10200 84500 5 10 0 1 0 0 1 +net=CTS:1 +} +T 17600 74200 9 10 1 0 0 0 1 +Actuador Interface Card - RS232 & CAN Interfaces & Edge Connector +T 17300 73900 9 10 1 0 0 0 1 +aicnet.sch +T 21200 73900 9 10 1 0 0 0 1 +2.0.0 +T 22200 73600 9 6 1 0 0 0 3 +Walter Fetter Lages +Diego Caberlon Santini +Guilherme Strack diff --git a/doc/aicpic.sch b/doc/aicpic.sch new file mode 100644 index 0000000..22c6a74 --- /dev/null +++ b/doc/aicpic.sch @@ -0,0 +1,313 @@ +v 20041228 1 +C 1000 73500 1 0 0 title-A2.sym +C 11300 81500 1 0 0 dsPIC30F4012-P-1.sym +{ +T 15100 87600 5 10 1 1 0 0 1 +refdes=U? +T 11800 87600 5 10 1 1 0 0 1 +device=dsPIC30F4012 +T 11600 88700 5 10 0 0 0 0 1 +symversion=0.1 +} +N 15700 86500 16100 86500 4 +N 16100 86500 16100 81000 4 +N 15700 83300 16100 83300 4 +C 16000 80700 1 0 0 gnd-1.sym +N 10900 81000 10900 84100 4 +N 10900 84100 11300 84100 4 +C 10800 80700 1 0 0 gnd-1.sym +C 7600 76800 1 0 0 lm7805-1.sym +{ +T 9000 77800 5 10 1 1 0 6 1 +refdes=U? +} +C 8300 76100 1 0 0 gnd-1.sym +N 8400 76800 8400 76400 4 +N 7600 77400 5500 77400 4 +C 5900 77300 1 270 0 capacitor-3.sym +{ +T 5600 77000 5 10 1 1 0 0 1 +refdes=C? +T 5400 76700 5 10 1 1 0 0 1 +value=47uF +} +C 7300 76400 1 90 0 capacitor-1.sym +{ +T 7600 77100 5 10 1 1 180 0 1 +refdes=C? +T 7300 76600 5 10 1 1 0 0 1 +value=0.1uF +} +C 12500 77500 1 180 0 resistor-1.sym +{ +T 12000 77600 5 10 1 1 0 0 1 +refdes=R? +T 12000 77100 5 10 1 1 0 0 1 +value=1k +} +C 12800 76400 1 270 1 led-3.sym +{ +T 13350 77150 5 10 1 1 180 6 1 +refdes=D? +T 13500 76700 5 10 1 1 0 0 1 +value=GREEN +} +N 6100 77300 6100 77400 4 +N 7100 77300 7100 77400 4 +C 7000 76100 1 0 0 gnd-1.sym +C 6000 76100 1 0 0 gnd-1.sym +N 11600 77400 9200 77400 4 +N 9800 77300 9800 77400 4 +N 10800 77300 10800 77400 4 +C 9600 77300 1 270 0 capacitor-3.sym +{ +T 9300 77000 5 10 1 1 0 0 1 +refdes=C? +T 9100 76700 5 10 1 1 0 0 1 +value=47uF +} +C 11000 76400 1 90 0 capacitor-1.sym +{ +T 11300 77100 5 10 1 1 180 0 1 +refdes=C? +T 11000 76600 5 10 1 1 0 0 1 +value=0.1uF +} +C 10700 76100 1 0 0 gnd-1.sym +C 9700 76100 1 0 0 gnd-1.sym +C 12900 76100 1 0 0 gnd-1.sym +N 12500 77400 13000 77400 4 +N 13000 77400 13000 77300 4 +N 10800 77900 10800 77400 4 +C 6200 86900 1 0 0 switch-pushbutton-no-1.sym +{ +T 6600 87300 5 10 1 1 0 0 1 +refdes=S? +T 6400 86700 5 10 1 1 0 0 1 +value=RESET +} +C 6000 85700 1 0 0 gnd-1.sym +C 8200 86800 1 0 0 resistor-1.sym +{ +T 8600 87100 5 10 1 1 0 0 1 +refdes=R? +T 8600 86600 5 10 1 1 0 0 1 +value=2k +} +C 6300 86000 1 0 0 capacitor-1.sym +{ +T 6400 85900 5 10 1 1 0 0 1 +refdes=C? +T 6900 85900 5 10 1 1 0 0 1 +value=0.1uF +} +C 7800 87300 1 90 0 resistor-1.sym +{ +T 8200 88100 5 10 1 1 180 0 1 +refdes=R? +T 8000 87700 5 10 1 1 0 0 1 +value=10k +} +N 7700 88500 7700 88200 4 +N 7700 87300 7700 86900 4 +N 7200 86900 8200 86900 4 +N 7700 86900 7700 86200 4 +N 7700 86200 7200 86200 4 +N 6300 86200 6100 86200 4 +N 6100 86900 6200 86900 4 +N 6100 86000 6100 86900 4 +C 6000 83400 1 0 0 osc-2.sym +{ +T 6500 84100 5 10 1 1 0 0 1 +device=OSC +T 6000 84100 5 10 1 1 0 0 1 +refdes=U? +T 6100 83200 5 10 1 1 0 0 1 +value=7.5MHz +} +N 7200 83700 11300 83700 4 +{ +T 7300 83800 5 10 1 1 0 0 1 +netname=CLOCK +} +N 9100 86900 11300 86900 4 +C 8500 82400 1 0 0 input-1.sym +{ +T 8400 82600 5 10 1 1 180 0 1 +value=RX +T 8500 82400 5 10 0 1 180 0 1 +net=RX:1 +} +C 9300 83000 1 180 0 output-1.sym +{ +T 8400 83000 5 10 1 1 180 0 1 +value=TX +T 9300 83000 5 10 0 1 180 0 1 +net=TX:1 +} +N 9300 82900 11300 82900 4 +N 9300 82500 11300 82500 4 +C 18100 83000 1 180 0 input-2.sym +{ +T 17600 82900 5 10 1 1 180 7 1 +value=CANRX +T 18100 83000 5 10 0 1 180 0 1 +net=CANRX:1 +} +C 16700 82600 1 180 1 output-2.sym +{ +T 17600 82500 5 10 1 1 180 7 1 +value=CANTX +T 16700 82600 5 10 0 1 180 0 1 +net=CANTX:1 +} +N 15700 82900 16700 82900 4 +N 15700 82500 16700 82500 4 +C 9100 85200 1 0 0 input-2.sym +{ +T 9600 85300 5 10 1 1 0 7 1 +value=REFPOS +T 9100 85200 5 10 0 1 0 0 1 +net=REFPOS:1 +} +N 10500 85300 11300 85300 4 +C 2400 84400 1 0 0 input-2.sym +{ +T 2900 84500 5 10 1 1 0 7 1 +value=CHB +T 2400 84400 5 10 0 1 0 0 1 +net=CHB:1 +} +C 2400 84800 1 0 0 input-2.sym +{ +T 2900 84900 5 10 1 1 0 7 1 +value=CHA +T 2400 84800 5 10 0 1 0 0 1 +net=CHA:1 +} +N 3800 84900 11300 84900 4 +N 3800 84500 11300 84500 4 +C 4800 85100 1 90 0 resistor-1.sym +{ +T 5100 85900 5 10 1 1 180 0 1 +refdes=R? +T 4900 85400 5 10 1 1 0 0 1 +value=2k7 +} +C 4200 85100 1 90 0 resistor-1.sym +{ +T 4000 85900 5 10 1 1 180 0 1 +refdes=R? +T 3600 85400 5 10 1 1 0 0 1 +value=2k7 +} +N 4700 85100 4700 84500 4 +N 4100 85100 4100 84900 4 +N 4100 86000 4700 86000 4 +T 17800 73600 9 10 1 0 0 0 1 +1 +T 19300 73600 9 10 1 0 0 0 1 +3 +T 19100 74700 9 10 1 0 0 0 1 +Universidade Federal do Rio Grande do Sul +T 19300 74500 9 10 1 0 0 0 1 +Departamento de Engenharia Eletrica +C 18800 86000 1 0 0 output-1.sym +{ +T 19700 86000 5 10 1 1 0 0 1 +value=DRVA +T 18800 86000 5 10 0 1 0 0 1 +net=DRVA:1 +} +C 18800 85600 1 0 0 output-1.sym +{ +T 18800 85600 5 10 0 1 0 0 1 +net=DRVB:1 +T 19700 85600 5 10 1 1 0 0 1 +value=DRVB +} +N 15700 86100 18800 86100 4 +N 15700 85700 18800 85700 4 +C 10500 85800 1 180 0 output-1.sym +{ +T 9600 85800 5 10 1 1 180 0 1 +value=BRAKE +T 10500 85800 5 10 0 1 180 0 1 +net=BRAKE:1 +} +N 10500 85700 11300 85700 4 +C 19700 83600 1 90 0 resistor-1.sym +{ +T 20100 84300 5 10 1 1 180 0 1 +refdes=R? +T 20000 84000 5 10 1 1 180 0 1 +value=1k +} +C 19800 82700 1 90 0 led-3.sym +{ +T 20150 83350 5 10 1 1 180 0 1 +refdes=D? +T 20300 83100 5 10 1 1 180 0 1 +value=RED +} +C 19500 82400 1 0 0 gnd-1.sym +C 21200 83600 1 90 0 resistor-1.sym +{ +T 21600 84300 5 10 1 1 180 0 1 +refdes=R? +T 21500 84000 5 10 1 1 180 0 1 +value=1k +} +C 21300 82700 1 90 0 led-3.sym +{ +T 21650 83350 5 10 1 1 180 0 1 +refdes=D? +T 21800 83100 5 10 1 1 180 0 1 +value=RED +} +C 21000 82400 1 0 0 gnd-1.sym +N 19600 84500 17600 84500 4 +N 17600 84500 17600 86100 4 +N 21100 84500 21100 85000 4 +N 21100 85000 18100 85000 4 +N 18100 85000 18100 85700 4 +C 5300 77900 1 0 0 12V-plus-1.sym +N 5500 77900 5500 77400 4 +C 10600 77900 1 0 0 5V-plus-1.sym +C 7500 88500 1 0 0 5V-plus-1.sym +C 4200 86000 1 0 0 5V-plus-1.sym +N 10300 82100 11300 82100 4 +N 10300 82100 10300 83000 4 +C 10100 83000 1 0 0 5V-plus-1.sym +N 15700 83700 16600 83700 4 +N 16600 83700 16600 84000 4 +C 16400 84000 1 0 0 5V-plus-1.sym +N 15700 86900 16100 86900 4 +N 16100 86900 16100 87500 4 +C 15900 87500 1 0 0 5V-plus-1.sym +C 9100 86000 1 0 0 input-2.sym +{ +T 9600 86100 5 10 1 1 0 7 1 +value=CTS +T 9100 86000 5 10 0 1 0 0 1 +net=CTS:1 +} +N 10500 86100 11300 86100 4 +C 10500 86600 1 180 0 output-1.sym +{ +T 9600 86600 5 10 1 1 180 0 1 +value=RTS +T 10500 86600 5 10 0 1 180 0 1 +net=RTS:1 +} +N 10500 86500 11300 86500 4 +T 19400 74200 9 10 1 0 0 0 1 +Actuador Interface Card - dsPIC +T 17300 73900 9 10 1 0 0 0 1 +aicpic.sch +T 21200 73900 9 10 1 0 0 0 1 +2.0.0 +T 22200 73600 9 6 1 0 0 0 3 +Walter Fetter Lages +Diego Caberlon Santini +Guilherme Strack diff --git a/doc/aicpower.sch b/doc/aicpower.sch new file mode 100644 index 0000000..af82bfd --- /dev/null +++ b/doc/aicpower.sch @@ -0,0 +1,303 @@ +v 20041228 1 +C 1000 73600 1 0 0 title-A2.sym +T 17800 73700 9 10 1 0 0 0 1 +3 +T 19300 73700 9 10 1 0 0 0 1 +3 +T 19100 74800 9 10 1 0 0 0 1 +Universidade Federal do Rio Grande do Sul +T 19300 74600 9 10 1 0 0 0 1 +Departamento de Engenharia Eletrica +C 6100 77800 1 0 0 resistor-1.sym +{ +T 6600 78100 5 10 1 1 0 0 1 +refdes=R? +T 6600 77600 5 10 1 1 0 0 1 +value=? +} +C 5800 76600 1 90 0 resistor-1.sym +{ +T 5500 77000 5 10 1 1 180 0 1 +refdes=R? +T 5900 76900 5 10 1 1 0 0 1 +value=? +} +C 5600 76300 1 0 0 gnd-1.sym +C 5300 77800 1 0 1 output-2.sym +{ +T 4400 77900 5 10 1 1 0 7 1 +value=REFPOS +T 5300 77800 5 10 0 1 0 0 1 +net=REFPOS:1 +} +C 8400 77800 1 0 1 input-2.sym +{ +T 7900 77900 5 10 1 1 0 1 1 +value=INDEX +T 8400 77800 5 10 0 1 0 0 1 +net=INDEX:1 +} +C 1900 83500 1 0 0 input-2.sym +{ +T 2400 83600 5 10 1 1 0 7 1 +value=DRVB +T 1900 83500 5 10 0 1 0 0 1 +net=DRVB:1 +} +N 12600 75600 12600 75400 4 +N 12600 75400 12900 75400 4 +N 12900 75600 12900 75400 4 +C 12800 75100 1 0 0 gnd-1.sym +N 12900 77800 12900 77900 4 +N 12900 77900 12600 77900 4 +N 12600 77800 12600 79500 4 +C 14100 79500 1 270 0 capacitor-2.sym +{ +T 14600 79100 5 10 1 1 0 0 1 +refdes=C? +T 14500 78800 5 10 1 1 0 0 1 +value=4.7uFx16V +} +N 12600 79500 14300 79500 4 +C 13100 78300 1 0 0 gnd-1.sym +C 14200 78300 1 0 0 gnd-1.sym +N 14200 77000 14200 76400 4 +N 14200 76400 14000 76400 4 +C 14700 75800 1 0 0 gnd-1.sym +N 14000 77000 15400 77000 4 +C 15800 76500 1 0 0 gnd-1.sym +C 12000 75600 1 0 0 max4429-1.sym +{ +T 13200 75700 5 10 1 1 0 0 1 +device=MAX4429 +T 13300 77600 5 10 1 1 0 0 1 +refdes=U? +} +C 13400 78600 1 90 0 capacitor-1.sym +{ +T 13500 79100 5 10 1 1 0 0 1 +refdes=C? +T 13400 78800 5 10 1 1 0 0 1 +value=220nF +} +C 15000 76100 1 90 0 capacitor-1.sym +{ +T 15100 76600 5 10 1 1 0 0 1 +refdes=C? +T 15000 76300 5 10 1 1 0 0 1 +value=2.2nF +} +C 10600 76600 1 0 0 input-2.sym +{ +T 11100 76700 5 10 1 1 0 7 1 +value=BRAKE +T 10600 76600 5 10 0 1 0 0 1 +net=BRAKE:1 +} +C 17300 77800 1 0 0 output-2.sym +{ +T 18200 77900 5 10 1 1 0 1 1 +value=/RELEASE +T 17300 77800 5 10 0 1 0 0 1 +net=/RELEASE:1 +} +C 15400 76800 1 0 0 IRLZ24N-1.sym +{ +T 16100 77000 5 10 1 1 0 0 1 +device=IRLZ24N +T 16000 77400 5 10 1 1 0 0 1 +refdes=Q? +} +N 15900 77900 17300 77900 4 +C 16100 78300 1 90 0 diode-1.sym +{ +T 16500 79000 5 10 1 1 180 0 1 +refdes=D? +T 16300 78600 5 10 1 1 0 0 1 +value=1N4007 +} +N 15900 77600 15900 78300 4 +N 15900 79500 15900 79200 4 +C 5800 87800 1 0 0 12V-plus-1.sym +C 10400 87800 1 270 0 capacitor-3.sym +{ +T 10900 87500 5 10 1 1 0 0 1 +refdes=C? +T 10900 87200 5 10 1 1 0 0 1 +value=1000uFx35V +} +N 9700 87800 10600 87800 4 +C 10500 86600 1 0 0 gnd-1.sym +C 3900 87800 1 270 0 capacitor-3.sym +{ +T 3600 87400 5 10 1 1 0 0 1 +refdes=C? +T 3000 87100 5 10 1 1 0 0 1 +value=10uFx25V +} +N 4100 87800 6000 87800 4 +C 4000 86600 1 0 0 gnd-1.sym +C 1900 84100 1 0 0 input-2.sym +{ +T 2400 84200 5 10 1 1 0 7 1 +value=DRVA +T 1900 84100 5 10 0 1 0 0 1 +net=DRVA:1 +} +C 12400 79500 1 0 0 5V-plus-1.sym +C 15700 79500 1 0 0 vcc-1.sym +C 4600 82600 1 0 0 max5062so8-1.sym +{ +T 4900 86250 5 10 1 1 0 0 1 +device=MAX5062 +T 7200 86250 5 10 1 1 0 6 1 +refdes=U? +} +N 6000 86500 6000 87800 4 +C 4800 86600 1 0 0 gnd-1.sym +C 5100 86900 1 90 0 capacitor-1.sym +{ +T 5200 87400 5 10 1 1 0 0 1 +refdes=C? +T 5100 87100 5 10 1 1 0 0 1 +value=220nF +} +N 8300 85900 7500 85900 4 +C 8500 85000 1 90 0 capacitor-1.sym +{ +T 8600 85500 5 10 1 1 0 0 1 +refdes=C? +T 8500 85200 5 10 1 1 0 0 1 +value=100nF +} +N 8300 85000 8300 84200 4 +N 8300 84200 7500 84200 4 +C 9200 84600 1 0 0 IRLZ24N-1.sym +{ +T 9900 84800 5 10 1 1 0 0 1 +device=IRF1010N +T 9900 85100 5 10 1 1 0 0 1 +refdes=Q? +} +C 9200 83400 1 0 0 IRLZ24N-1.sym +{ +T 9900 83600 5 10 1 1 0 0 1 +device=IRF1010N +T 9900 83900 5 10 1 1 0 0 1 +refdes=Q? +} +N 7500 84800 9200 84800 4 +N 7500 83600 9200 83600 4 +N 9700 84600 9700 84200 4 +N 9700 85400 9700 87800 4 +N 9700 84400 8300 84400 4 +C 5900 82300 1 0 0 gnd-1.sym +C 9600 82300 1 0 0 gnd-1.sym +N 9700 83400 9700 82600 4 +C 11200 84300 1 0 0 output-2.sym +{ +T 12100 84400 5 10 1 1 0 1 1 +value=MOTOR+ +T 11200 84300 5 10 0 1 0 0 1 +net=MOTOR+:1 +} +N 9700 84400 11200 84400 4 +C 20700 87800 1 0 1 12V-plus-1.sym +C 16100 87800 1 90 1 capacitor-3.sym +{ +T 15600 87500 5 10 1 1 0 6 1 +refdes=C? +T 15600 87200 5 10 1 1 0 6 1 +value=1000uFx35V +} +N 16800 87800 15900 87800 4 +C 16000 86600 1 0 1 gnd-1.sym +C 22600 87800 1 90 1 capacitor-3.sym +{ +T 22900 87400 5 10 1 1 0 6 1 +refdes=C? +T 23500 87100 5 10 1 1 0 6 1 +value=10uFx25V +} +N 22400 87800 20500 87800 4 +C 22500 86600 1 0 1 gnd-1.sym +C 21900 82600 1 0 1 max5062so8-1.sym +{ +T 21600 86250 5 10 1 1 0 6 1 +device=MAX5062 +T 19300 86250 5 10 1 1 0 0 1 +refdes=U? +} +N 20500 86500 20500 87800 4 +C 21700 86600 1 0 1 gnd-1.sym +C 21400 86900 1 270 1 capacitor-1.sym +{ +T 21300 87400 5 10 1 1 0 6 1 +refdes=C? +T 21400 87100 5 10 1 1 0 6 1 +value=220nF +} +N 18200 85900 19000 85900 4 +C 18000 85000 1 270 1 capacitor-1.sym +{ +T 17900 85500 5 10 1 1 0 6 1 +refdes=C? +T 18000 85200 5 10 1 1 0 6 1 +value=100nF +} +N 18200 85000 18200 84200 4 +N 18200 84200 19000 84200 4 +C 17300 84600 1 0 1 IRLZ24N-1.sym +{ +T 16600 84800 5 10 1 1 0 6 1 +device=IRF1010N +T 16600 85100 5 10 1 1 0 6 1 +refdes=Q? +} +C 17300 83400 1 0 1 IRLZ24N-1.sym +{ +T 16600 83600 5 10 1 1 0 6 1 +device=IRF1010N +T 16600 83900 5 10 1 1 0 6 1 +refdes=Q? +} +N 19000 84800 17300 84800 4 +N 19000 83600 17300 83600 4 +N 16800 84600 16800 84200 4 +N 16800 85400 16800 87800 4 +N 16800 84400 18200 84400 4 +C 20600 82300 1 0 1 gnd-1.sym +C 16900 82300 1 0 1 gnd-1.sym +N 16800 83400 16800 82600 4 +C 15300 84300 1 0 1 output-2.sym +{ +T 14400 84400 5 10 1 1 0 7 1 +value=MOTOR- +T 15300 84300 5 10 0 1 0 6 1 +net=MOTOR-:1 +} +N 16800 84400 15300 84400 4 +N 3300 83600 4600 83600 4 +N 3300 84200 4600 84200 4 +N 4300 84200 4300 81800 4 +N 22300 81800 22300 83600 4 +N 22300 83600 21900 83600 4 +N 4300 81800 22300 81800 4 +N 3800 81300 3800 83600 4 +N 3800 81300 22800 81300 4 +N 22800 81300 22800 84200 4 +N 22800 84200 21900 84200 4 +N 5300 77900 6100 77900 4 +N 5700 77500 5700 77900 4 +T 19100 74300 9 10 1 0 0 0 1 +Actuador Interface Card - Power Drive +T 17300 74000 9 10 1 0 0 0 1 +aicpower.sch +T 21200 74000 9 10 1 0 0 0 1 +2.0.0 +T 22200 73700 9 6 1 0 0 0 3 +Walter Fetter Lages +Diego Caberlon Santini +Guilherme Strack +C 9500 87800 1 0 0 vcc-1.sym +C 16600 87800 1 0 0 vcc-1.sym diff --git a/doc/gschemrc b/doc/gschemrc new file mode 100644 index 0000000..56b9313 --- /dev/null +++ b/doc/gschemrc @@ -0,0 +1 @@ +(component-library ".") diff --git a/doc/pic.sch b/doc/pic.sch deleted file mode 100644 index b655d4e..0000000 --- a/doc/pic.sch +++ /dev/null @@ -1,474 +0,0 @@ -v 20041228 1 -C 1000 73500 0 0 0 title-A2.sym -C 9900 82300 1 0 0 dsPIC30F4012-P-1.sym -{ -T 13700 88400 5 10 1 1 0 0 1 -refdes=U? -T 10400 88400 5 10 1 1 0 0 1 -device=dsPIC30F4012 -T 10200 89500 5 10 0 0 0 0 1 -symversion=0.1 -} -N 14300 87300 14600 87300 4 -N 14600 87300 14600 81800 4 -N 14300 84100 14600 84100 4 -C 14500 81500 1 0 0 gnd-1.sym -N 9600 84300 9600 84900 4 -N 9600 84900 9900 84900 4 -C 9500 84000 1 0 0 gnd-1.sym -N 9100 82900 9900 82900 4 -N 14300 87700 14400 87700 4 -N 14300 84500 14900 84500 4 -C 4700 75300 1 0 0 lm7805-1.sym -{ -T 6100 76300 5 10 1 1 0 6 1 -refdes=U? -} -C 5400 74600 1 0 0 gnd-1.sym -N 5500 75300 5500 74900 4 -N 4700 75900 2600 75900 4 -C 2600 75700 1 90 0 generic-power.sym -{ -T 2100 75950 5 10 0 1 180 3 1 -net=Vdd:1 -T 1900 75900 5 10 1 1 0 0 1 -value=Vdd -} -C 3000 75800 1 270 0 capacitor-3.sym -{ -T 2700 75500 5 10 1 1 0 0 1 -refdes=C? -T 2500 75200 5 10 1 1 0 0 1 -value=47uF -} -C 4400 74900 1 90 0 capacitor-1.sym -{ -T 4700 75600 5 10 1 1 180 0 1 -refdes=C? -T 4400 75100 5 10 1 1 0 0 1 -value=0.1uF -} -C 9600 76000 1 180 0 resistor-1.sym -{ -T 9100 76100 5 10 1 1 0 0 1 -refdes=R? -T 9100 75600 5 10 1 1 0 0 1 -value=1k -} -C 9900 74900 1 270 1 led-3.sym -{ -T 10450 75650 5 10 1 1 180 6 1 -refdes=D? -T 10600 75200 5 10 1 1 0 0 1 -value=GREEN -} -N 3200 75800 3200 75900 4 -N 4200 75800 4200 75900 4 -C 4100 74600 1 0 0 gnd-1.sym -C 3100 74600 1 0 0 gnd-1.sym -N 8700 75900 6300 75900 4 -N 6900 75800 6900 75900 4 -N 7900 75800 7900 75900 4 -C 6700 75800 1 270 0 capacitor-3.sym -{ -T 6400 75500 5 10 1 1 0 0 1 -refdes=C? -T 6200 75200 5 10 1 1 0 0 1 -value=47uF -} -C 8100 74900 1 90 0 capacitor-1.sym -{ -T 8400 75600 5 10 1 1 180 0 1 -refdes=C? -T 8100 75100 5 10 1 1 0 0 1 -value=0.1uF -} -C 7800 74600 1 0 0 gnd-1.sym -C 6800 74600 1 0 0 gnd-1.sym -C 10000 74600 1 0 0 gnd-1.sym -N 9600 75900 10100 75900 4 -N 10100 75900 10100 75800 4 -N 7900 76400 7900 75900 4 -C 4800 87700 1 0 0 switch-pushbutton-no-1.sym -{ -T 5200 88100 5 10 1 1 0 0 1 -refdes=S? -T 5000 87500 5 10 1 1 0 0 1 -value=RESET -} -C 4600 86500 1 0 0 gnd-1.sym -C 6800 87600 1 0 0 resistor-1.sym -{ -T 7200 87900 5 10 1 1 0 0 1 -refdes=R? -T 7200 87400 5 10 1 1 0 0 1 -value=2k -} -C 4900 86800 1 0 0 capacitor-1.sym -{ -T 5000 86700 5 10 1 1 0 0 1 -refdes=C? -T 5500 86700 5 10 1 1 0 0 1 -value=0.1uF -} -C 6400 88100 1 90 0 resistor-1.sym -{ -T 6800 88900 5 10 1 1 180 0 1 -refdes=R? -T 6600 88500 5 10 1 1 0 0 1 -value=10k -} -N 6300 89300 6300 89000 4 -N 6300 88100 6300 87700 4 -N 5800 87700 6800 87700 4 -N 6300 87700 6300 87000 4 -N 6300 87000 5800 87000 4 -N 4900 87000 4700 87000 4 -N 4700 87700 4800 87700 4 -N 4700 86800 4700 87700 4 -C 5400 84200 1 0 0 osc-2.sym -{ -T 5900 84900 5 10 1 1 0 0 1 -device=OSC -T 5400 84900 5 10 1 1 0 0 1 -refdes=U? -T 5500 84000 5 10 1 1 0 0 1 -value=7.5MHz -} -N 6600 84500 9900 84500 4 -{ -T 6700 84600 5 10 1 1 0 0 1 -netname=CLOCK -} -N 7700 87700 9900 87700 4 -C 7700 86000 1 0 0 input-2.sym -{ -T 8200 86100 5 10 1 1 0 7 1 -value=REFPOS -T 7700 86000 5 10 0 1 0 0 1 -net=REFPOS:1 -} -N 9100 86100 9900 86100 4 -C 6100 89300 1 0 0 generic-power.sym -{ -T 6300 89750 5 10 0 1 180 3 1 -net=+5V:1 -T 6100 89600 5 10 1 1 0 0 1 -value=+5V -} -C 7700 76400 1 0 0 generic-power.sym -{ -T 7900 76850 5 10 0 1 180 3 1 -net=+5V:1 -T 7700 76700 5 10 1 1 0 0 1 -value=+5V -} -C 14400 87900 1 270 0 generic-power.sym -{ -T 14850 87700 5 10 0 1 90 3 1 -net=+5V:1 -T 14700 87700 5 10 1 1 0 0 1 -value=+5V -} -C 14900 84700 1 270 0 generic-power.sym -{ -T 15350 84500 5 10 0 1 90 3 1 -net=+5V:1 -T 15200 84500 5 10 1 1 0 0 1 -value=+5V -} -C 9100 82700 1 90 0 generic-power.sym -{ -T 8650 82900 5 10 0 1 270 3 1 -net=+5V:1 -T 8800 83000 5 10 1 1 180 0 1 -value=+5V -} -C 1000 85200 1 0 0 input-2.sym -{ -T 1500 85300 5 10 1 1 0 7 1 -value=CHB -T 1000 85200 5 10 0 1 0 0 1 -net=CHB:1 -} -C 1000 85600 1 0 0 input-2.sym -{ -T 1500 85700 5 10 1 1 0 7 1 -value=CHA -T 1000 85600 5 10 0 1 0 0 1 -net=CHA:1 -} -N 2400 85700 9900 85700 4 -N 2400 85300 9900 85300 4 -C 3400 85900 1 90 0 resistor-1.sym -{ -T 3700 86700 5 10 1 1 180 0 1 -refdes=R? -T 3500 86200 5 10 1 1 0 0 1 -value=2k7 -} -C 2800 85900 1 90 0 resistor-1.sym -{ -T 2600 86700 5 10 1 1 180 0 1 -refdes=R? -T 2200 86200 5 10 1 1 0 0 1 -value=2k7 -} -C 2800 86800 1 0 0 generic-power.sym -{ -T 3000 87250 5 10 0 1 180 3 1 -net=+5V:1 -T 2800 87100 5 10 1 1 0 0 1 -value=+5V -} -N 3300 85900 3300 85300 4 -N 2700 85900 2700 85700 4 -N 2700 86800 3300 86800 4 -T 17900 73600 9 10 1 0 0 0 1 -1 -T 19300 73600 9 10 1 0 0 0 1 -3 -T 19100 74700 9 10 1 0 0 0 1 -Universidade Federal do Rio Grande do Sul -T 19300 74500 9 10 1 0 0 0 1 -Departamento de Engenharia Eletrica -C 15000 86800 1 0 0 output-1.sym -{ -T 15900 86800 5 10 1 1 0 0 1 -value=DRVA -T 15000 86800 5 10 0 1 0 0 1 -net=DRVA:1 -} -C 15000 86400 1 0 0 output-1.sym -{ -T 15000 86400 5 10 0 1 0 0 1 -net=DRVB:1 -T 15900 86400 5 10 1 1 0 0 1 -value=DRVB -} -N 14300 86900 15000 86900 4 -N 14300 86500 15000 86500 4 -C 9100 86600 1 180 0 output-1.sym -{ -T 8200 86600 5 10 1 1 180 0 1 -value=BRAKE -T 9100 86600 5 10 0 1 180 0 1 -net=BRAKE:1 -} -N 9100 86500 9900 86500 4 -C 18900 84000 1 90 0 resistor-1.sym -{ -T 19300 84700 5 10 1 1 180 0 1 -refdes=R? -T 19000 84300 5 10 1 1 0 0 1 -value=2k2 -} -C 18600 84900 1 0 0 generic-power.sym -{ -T 18400 85200 5 10 0 1 0 0 1 -net=VCAN:1 -T 18500 85200 5 10 1 1 0 0 1 -value=VCAN -} -N 16500 81700 16200 81700 4 -N 16200 81700 16200 81600 4 -C 16100 81300 1 0 0 gnd-1.sym -C 18500 82500 1 0 0 generic-power.sym -{ -T 18300 82800 5 10 0 1 0 0 1 -net=VCAN:1 -T 18400 82800 5 10 1 1 0 0 1 -value=VCAN -} -N 20200 82400 20200 82300 4 -N 21600 83200 22700 83200 4 -C 19600 82400 1 0 0 PCA82C250-1.sym -{ -T 20800 82500 5 10 1 1 0 0 1 -device=PCA82C250 -T 20000 84400 5 10 1 1 0 0 1 -refdes=U? -} -N 20500 82100 20500 82400 4 -C 20700 82100 1 180 0 generic-power.sym -{ -T 20000 81700 5 10 0 1 0 0 1 -net=GNDCAN:1 -T 20000 81700 5 10 1 1 0 0 1 -value=GNDCAN -} -C 19000 83700 1 180 0 generic-power.sym -{ -T 18300 83200 5 10 0 1 0 0 1 -net=GNDCAN:1 -T 18300 83300 5 10 1 1 0 0 1 -value=GNDCAN -} -N 18500 83700 18800 83700 4 -N 16500 82000 15600 82000 4 -N 16500 84400 16500 84300 4 -C 15600 83900 1 0 0 resistor-1.sym -{ -T 15800 84200 5 10 1 1 0 0 1 -refdes=R? -T 15800 83700 5 10 1 1 0 0 1 -value=390 -} -N 18500 84000 19600 84000 4 -N 18500 84600 18500 84900 4 -N 18500 84900 20600 84900 4 -N 20600 84900 20600 84600 4 -C 18500 81900 1 0 0 resistor-1.sym -{ -T 18900 82200 5 10 1 1 0 0 1 -refdes=R? -T 18800 81700 5 10 1 1 0 0 1 -value=390 -} -N 18500 82300 18700 82300 4 -N 18700 82300 18700 82500 4 -N 19400 82000 19400 83700 4 -N 19400 83700 19600 83700 4 -C 15600 82500 1 0 0 resistor-1.sym -{ -T 15800 82800 5 10 1 1 0 0 1 -refdes=R? -T 15800 82300 5 10 1 1 0 0 1 -value=2k2 -} -N 16500 82700 16500 82600 4 -C 16500 83400 1 0 0 6n137-1.sym -{ -T 16800 85000 5 10 1 1 0 0 1 -device=6N137 -T 17800 85000 5 10 1 1 0 0 1 -refdes=U? -} -C 18500 81400 1 0 1 6n137-1.sym -{ -T 18200 83000 5 10 1 1 0 6 1 -device=6N137 -T 17200 83000 5 10 1 1 0 6 1 -refdes=U? -} -N 20200 82300 20500 82300 4 -N 21600 83800 22700 83800 4 -C 22700 83700 1 0 0 io-1.sym -{ -T 23600 83800 5 10 1 1 0 1 1 -value=CANH -T 22700 83700 5 10 0 1 0 0 1 -net=CANH:1 -} -C 22700 83100 1 0 0 io-1.sym -{ -T 23600 83200 5 10 1 1 0 1 1 -value=CANL -T 22700 83100 5 10 0 1 0 0 1 -net=CANL:1 -} -C 16300 84400 1 0 0 generic-power.sym -{ -T 16500 84850 5 10 0 1 180 3 1 -net=+5V:1 -T 16300 84700 5 10 1 1 0 0 1 -value=+5V -} -C 16300 82700 1 0 0 generic-power.sym -{ -T 16500 83150 5 10 0 1 180 3 1 -net=+5V:1 -T 16300 83000 5 10 1 1 0 0 1 -value=+5V -} -C 3400 78800 1 0 0 max232-1.sym -{ -T 5700 81700 5 10 1 1 0 6 1 -refdes=U? -} -C 2900 78800 1 90 0 capacitor-1.sym -{ -T 2500 79600 5 10 1 1 180 0 1 -refdes=C? -T 2200 79200 5 10 1 1 0 0 1 -value=1uF -} -C 1900 80000 1 90 0 capacitor-1.sym -{ -T 1500 80800 5 10 1 1 180 0 1 -refdes=C? -T 1200 80400 5 10 1 1 0 0 1 -value=1uF -} -C 3400 81700 1 90 0 capacitor-1.sym -{ -T 3700 82500 5 10 1 1 180 0 1 -refdes=C? -T 3500 82100 5 10 1 1 0 0 1 -value=1uF -} -C 2500 81100 1 90 0 capacitor-1.sym -{ -T 2100 81900 5 10 1 1 180 0 1 -refdes=C? -T 1800 81500 5 10 1 1 0 0 1 -value=1uF -} -N 2300 82000 2800 82000 4 -N 2800 82000 2800 81200 4 -N 2800 81200 3400 81200 4 -N 2300 81100 2700 81100 4 -N 2700 81100 2700 80600 4 -N 2700 80600 3400 80600 4 -N 1700 80900 2300 80900 4 -N 2300 80900 2300 80300 4 -N 2300 80300 3400 80300 4 -N 1700 80000 3400 80000 4 -N 3200 81700 3200 80900 4 -N 3200 80900 3400 80900 4 -N 2700 79700 3400 79700 4 -C 2600 78500 1 0 0 gnd-1.sym -C 9400 78900 1 0 1 DB9-1.sym -{ -T 9500 81900 5 10 1 1 0 6 1 -refdes=J? -T 8500 82200 5 10 1 1 0 0 1 -value=FEMALE -} -N 8200 81000 6900 81000 4 -N 6900 81000 6900 80600 4 -N 6900 80600 6000 80600 4 -N 8200 80400 6900 80400 4 -N 6900 80400 6900 80300 4 -N 6900 80300 6000 80300 4 -N 8200 79200 7700 79200 4 -N 7700 79200 7700 78800 4 -C 7600 77600 1 0 0 gnd-1.sym -C 7800 77900 1 90 0 resistor-1.sym -{ -T 8200 78600 5 10 1 1 180 0 1 -refdes=R? -T 7900 78200 5 10 1 1 0 0 1 -value=10 -} -N 8200 79800 7700 79800 4 -N 7700 79800 7700 81300 4 -N 7700 81300 8200 81300 4 -C 3000 82600 1 0 0 generic-power.sym -{ -T 3200 83050 5 10 0 1 180 3 1 -net=+5V:1 -T 3000 82900 5 10 1 1 0 0 1 -value=+5V -} -N 14300 83300 14800 83300 4 -N 14800 83300 14800 84000 4 -N 14800 84000 15600 84000 4 -N 14300 83700 15600 83700 4 -N 15600 82000 15600 83700 4 -N 9900 83700 6500 83700 4 -N 6500 83700 6500 79700 4 -N 6500 79700 6000 79700 4 -N 9900 83300 6700 83300 4 -N 6700 83300 6700 80000 4 -N 6700 80000 6000 80000 4 diff --git a/doc/power.sch b/doc/power.sch deleted file mode 100644 index 598410a..0000000 --- a/doc/power.sch +++ /dev/null @@ -1,421 +0,0 @@ -v 20041228 1 -C 4400 76800 1 0 0 resistor-1.sym -{ -T 4900 77100 5 10 1 1 0 0 1 -refdes=R? -T 4900 76600 5 10 1 1 0 0 1 -value=? -} -C 4500 75800 1 90 0 resistor-1.sym -{ -T 4200 76200 5 10 1 1 180 0 1 -refdes=R? -T 4600 76100 5 10 1 1 0 0 1 -value=? -} -N 4400 76700 4400 76900 4 -C 4300 75500 1 0 0 gnd-1.sym -N 4300 76900 4400 76900 4 -C 4300 76800 1 0 1 output-2.sym -{ -T 3400 76900 5 10 1 1 0 7 1 -value=REFPOS -T 4300 76800 5 10 0 1 0 0 1 -net=REFPOS:1 -} -C 6700 76800 1 0 1 input-2.sym -{ -T 6200 76900 5 10 1 1 0 1 1 -value=INDEX -T 6700 76800 5 10 0 1 0 0 1 -net=INDEX:1 -} -C 1000 73600 1 0 0 title-A2.sym -N 4900 81500 4900 81300 4 -N 4900 81300 5200 81300 4 -N 5200 81500 5200 81300 4 -C 5100 81000 1 0 0 gnd-1.sym -N 5200 83700 5200 83800 4 -N 5200 83800 4900 83800 4 -N 4900 83700 4900 85100 4 -C 6600 85100 1 270 0 capacitor-2.sym -{ -T 7100 84700 5 10 1 1 0 0 1 -refdes=C? -T 7000 84400 5 10 1 1 0 0 1 -value=4.7uFx16V -} -N 4900 85100 6800 85100 4 -C 5600 83900 1 0 0 gnd-1.sym -C 6700 83900 1 0 0 gnd-1.sym -N 6500 82900 6500 82300 4 -N 6500 82300 6300 82300 4 -C 7000 81700 1 0 0 gnd-1.sym -N 6300 82900 8400 82900 4 -C 8800 82400 1 0 0 gnd-1.sym -C 4300 81500 1 0 0 max4429-1.sym -{ -T 5500 81600 5 10 1 1 0 0 1 -device=MAX4429 -T 5600 83500 5 10 1 1 0 0 1 -refdes=U? -} -C 5900 84200 1 90 0 capacitor-1.sym -{ -T 6000 84700 5 10 1 1 0 0 1 -refdes=C? -T 5900 84400 5 10 1 1 0 0 1 -value=220nF -} -C 7300 82000 1 90 0 capacitor-1.sym -{ -T 7400 82500 5 10 1 1 0 0 1 -refdes=C? -T 7300 82200 5 10 1 1 0 0 1 -value=2.2nF -} -C 1600 82500 1 0 0 input-2.sym -{ -T 2100 82600 5 10 1 1 0 7 1 -value=DRVB -T 1600 82500 5 10 0 1 0 0 1 -net=DRVB:1 -} -C 11100 86400 1 0 0 output-2.sym -{ -T 12000 86500 5 10 1 1 0 1 1 -value=MOTOR+ -T 11100 86400 5 10 0 1 0 0 1 -net=MOTOR+:1 -} -C 8400 82700 1 0 0 IRLZ24N-1.sym -{ -T 9100 82900 5 10 1 1 0 0 1 -device=IRF1010N -T 9000 83300 5 10 1 1 0 0 1 -refdes=Q? -} -C 4700 85100 1 0 0 generic-power.sym -{ -T 4900 85550 5 10 0 1 180 3 1 -net=+5V:1 -T 4700 85400 5 10 1 1 0 0 1 -value=+5V -} -N 8900 86500 11100 86500 4 -N 8900 83500 8900 87600 4 -N 11300 74900 11300 74700 4 -N 11300 74700 11600 74700 4 -N 11600 74900 11600 74700 4 -C 11500 74400 1 0 0 gnd-1.sym -N 11600 77100 11600 77200 4 -N 11600 77200 11300 77200 4 -N 11300 77100 11300 78800 4 -C 13000 78800 1 270 0 capacitor-2.sym -{ -T 13500 78400 5 10 1 1 0 0 1 -refdes=C? -T 13400 78100 5 10 1 1 0 0 1 -value=4.7uFx16V -} -N 11300 78800 13200 78800 4 -C 12000 77600 1 0 0 gnd-1.sym -C 13100 77600 1 0 0 gnd-1.sym -N 12900 76300 12900 75700 4 -N 12900 75700 12700 75700 4 -C 13400 75100 1 0 0 gnd-1.sym -N 12700 76300 14100 76300 4 -C 14500 75800 1 0 0 gnd-1.sym -C 10700 74900 1 0 0 max4429-1.sym -{ -T 11900 75000 5 10 1 1 0 0 1 -device=MAX4429 -T 12000 76900 5 10 1 1 0 0 1 -refdes=U? -} -C 12300 77900 1 90 0 capacitor-1.sym -{ -T 12400 78400 5 10 1 1 0 0 1 -refdes=C? -T 12300 78100 5 10 1 1 0 0 1 -value=220nF -} -C 13700 75400 1 90 0 capacitor-1.sym -{ -T 13800 75900 5 10 1 1 0 0 1 -refdes=C? -T 13700 75600 5 10 1 1 0 0 1 -value=2.2nF -} -C 9300 75900 1 0 0 input-2.sym -{ -T 9800 76000 5 10 1 1 0 7 1 -value=BRAKE -T 9300 75900 5 10 0 1 0 0 1 -net=BRAKE:1 -} -C 16000 77100 1 0 0 output-2.sym -{ -T 16900 77200 5 10 1 1 0 1 1 -value=/RELEASE -T 16000 77100 5 10 0 1 0 0 1 -net=/RELEASE:1 -} -C 14100 76100 1 0 0 IRLZ24N-1.sym -{ -T 14800 76300 5 10 1 1 0 0 1 -device=IRLZ24N -T 14700 76700 5 10 1 1 0 0 1 -refdes=Q? -} -C 11100 78800 1 0 0 generic-power.sym -{ -T 11300 79250 5 10 0 1 180 3 1 -net=+5V:1 -T 11100 79100 5 10 1 1 0 0 1 -value=+5V -} -N 14600 77200 16000 77200 4 -C 14800 77600 1 90 0 diode-1.sym -{ -T 15200 78300 5 10 1 1 180 0 1 -refdes=D? -T 15000 77900 5 10 1 1 0 0 1 -value=1N4007 -} -N 14600 76900 14600 77600 4 -C 14400 78800 1 0 0 generic-power.sym -{ -T 14600 79050 5 10 0 1 0 3 1 -net=+24V:1 -T 14400 79100 5 10 1 1 0 0 1 -value=+24V -} -N 14600 78800 14600 78500 4 -T 17900 73700 9 10 1 0 0 0 1 -3 -T 19300 73700 9 10 1 0 0 0 1 -3 -T 19100 74800 9 10 1 0 0 0 1 -Universidade Federal do Rio Grande do Sul -T 19300 74600 9 10 1 0 0 0 1 -Departamento de Engenharia Eletrica -C 5400 89100 1 0 0 12V-plus-1.sym -C 5900 88400 1 0 0 diode-1.sym -{ -T 6400 88900 5 10 1 1 0 0 1 -refdes=D? -T 6300 88200 5 10 1 1 0 0 1 -value=1N4148 -} -C 4300 86000 1 0 0 ltc4440es6-1.sym -{ -T 6000 87750 5 10 1 1 0 6 1 -refdes=U? -T 4600 87750 5 8 1 1 0 0 1 -device=LTC4440 -T 4600 88300 5 10 0 0 0 0 1 -symversion=0.1 -} -N 5600 89100 5600 88000 4 -N 5900 88600 5600 88600 4 -N 6800 88600 7200 88600 4 -N 7200 88600 7200 87400 4 -C 7000 87400 1 270 0 capacitor-3.sym -{ -T 7500 87100 5 10 1 1 0 0 1 -refdes=C? -T 7500 86800 5 10 1 1 0 0 1 -value=1uFx25V -} -N 6300 87400 7200 87400 4 -N 6300 86500 6300 86600 4 -C 8400 87600 1 0 0 IRLZ24N-1.sym -{ -T 9100 87800 5 10 1 1 0 0 1 -device=IRF1010N -T 9000 88200 5 10 1 1 0 0 1 -refdes=Q? -} -N 6300 87000 6600 87000 4 -N 6600 87000 6600 87800 4 -N 6600 87800 8400 87800 4 -N 6300 86500 8900 86500 4 -C 5500 85700 1 0 0 gnd-1.sym -C 8700 89100 1 0 0 generic-power.sym -{ -T 8900 89350 5 10 0 1 0 3 1 -net=+24V:1 -T 8700 89400 5 10 1 1 0 0 1 -value=+24V -} -C 10400 89100 1 270 0 capacitor-3.sym -{ -T 10900 88800 5 10 1 1 0 0 1 -refdes=C? -T 10900 88500 5 10 1 1 0 0 1 -value=1000uFx35V -} -N 8900 88400 8900 89100 4 -N 8900 89100 10600 89100 4 -C 10500 87900 1 0 0 gnd-1.sym -C 3700 89100 1 270 0 capacitor-3.sym -{ -T 4200 88800 5 10 1 1 0 0 1 -refdes=C? -T 4200 88500 5 10 1 1 0 0 1 -value=10uFx25V -} -N 3900 89100 5600 89100 4 -C 3800 87900 1 0 0 gnd-1.sym -C 1600 86900 1 0 0 input-2.sym -{ -T 2100 87000 5 10 1 1 0 7 1 -value=DRVA -T 1600 86900 5 10 0 1 0 0 1 -net=DRVA:1 -} -N 21500 81500 21500 81300 4 -N 21500 81300 21200 81300 4 -N 21200 81500 21200 81300 4 -C 21300 81000 1 0 1 gnd-1.sym -N 21200 83700 21200 83800 4 -N 21200 83800 21500 83800 4 -N 21500 83700 21500 85100 4 -C 19800 85100 1 90 1 capacitor-2.sym -{ -T 19300 84700 5 10 1 1 0 6 1 -refdes=C? -T 19400 84400 5 10 1 1 0 6 1 -value=4.7uFx16V -} -N 21500 85100 19600 85100 4 -C 20800 83900 1 0 1 gnd-1.sym -C 19700 83900 1 0 1 gnd-1.sym -N 19900 82900 19900 82300 4 -N 19900 82300 20100 82300 4 -C 19400 81700 1 0 1 gnd-1.sym -N 20100 82900 18000 82900 4 -C 17600 82400 1 0 1 gnd-1.sym -C 22100 81500 1 0 1 max4429-1.sym -{ -T 20900 81600 5 10 1 1 0 6 1 -device=MAX4429 -T 20800 83500 5 10 1 1 0 6 1 -refdes=U? -} -C 20500 84200 1 270 1 capacitor-1.sym -{ -T 20400 84700 5 10 1 1 0 6 1 -refdes=C? -T 20500 84400 5 10 1 1 0 6 1 -value=220nF -} -C 19100 82000 1 270 1 capacitor-1.sym -{ -T 19000 82500 5 10 1 1 0 6 1 -refdes=C? -T 19100 82200 5 10 1 1 0 6 1 -value=2.2nF -} -C 15300 86400 1 0 1 output-2.sym -{ -T 14400 86500 5 10 1 1 0 7 1 -value=MOTOR- -T 15300 86400 5 10 0 1 0 6 1 -net=MOTOR-:1 -} -C 18000 82700 1 0 1 IRLZ24N-1.sym -{ -T 17300 82900 5 10 1 1 0 6 1 -device=IRF1010N -T 17400 83300 5 10 1 1 0 6 1 -refdes=Q? -} -C 21700 85100 1 0 1 generic-power.sym -{ -T 21500 85550 5 10 0 1 180 3 1 -net=+5V:1 -T 21700 85400 5 10 1 1 0 6 1 -value=+5V -} -N 17500 86500 15300 86500 4 -N 17500 83500 17500 87600 4 -C 21000 89100 1 0 1 12V-plus-1.sym -C 20500 88400 1 0 1 diode-1.sym -{ -T 20000 88900 5 10 1 1 0 6 1 -refdes=D? -T 20100 88200 5 10 1 1 0 6 1 -value=1N4148 -} -C 22100 86000 1 0 1 ltc4440es6-1.sym -{ -T 20400 87750 5 10 1 1 0 0 1 -refdes=U? -T 21800 87750 5 8 1 1 0 6 1 -device=LTC4440 -T 21800 88300 5 10 0 0 0 6 1 -symversion=0.1 -} -N 20800 89100 20800 88000 4 -N 20500 88600 20800 88600 4 -N 19600 88600 19200 88600 4 -N 19200 88600 19200 87400 4 -C 19400 87400 1 90 1 capacitor-3.sym -{ -T 18900 87100 5 10 1 1 0 6 1 -refdes=C? -T 18900 86800 5 10 1 1 0 6 1 -value=1uFx25V -} -N 20100 87400 19200 87400 4 -N 20100 86500 20100 86600 4 -C 18000 87600 1 0 1 IRLZ24N-1.sym -{ -T 17300 87800 5 10 1 1 0 6 1 -device=IRF1010N -T 17400 88200 5 10 1 1 0 6 1 -refdes=Q? -} -N 20100 87000 19800 87000 4 -N 19800 87000 19800 87800 4 -N 19800 87800 18000 87800 4 -N 20100 86500 17500 86500 4 -C 20900 85700 1 0 1 gnd-1.sym -C 17700 89100 1 0 1 generic-power.sym -{ -T 17500 89350 5 10 0 1 0 3 1 -net=+24V:1 -T 17700 89400 5 10 1 1 0 6 1 -value=+24V -} -C 16000 89100 1 90 1 capacitor-3.sym -{ -T 15500 88800 5 10 1 1 0 6 1 -refdes=C? -T 15500 88500 5 10 1 1 0 6 1 -value=1000uFx35V -} -N 17500 88400 17500 89100 4 -N 17500 89100 15800 89100 4 -C 15900 87900 1 0 1 gnd-1.sym -C 22700 89100 1 90 1 capacitor-3.sym -{ -T 22200 88800 5 10 1 1 0 6 1 -refdes=C? -T 22200 88500 5 10 1 1 0 6 1 -value=10uFx25V -} -N 22500 89100 20800 89100 4 -C 22600 87900 1 0 1 gnd-1.sym -N 3000 87000 4300 87000 4 -N 3000 82600 4300 82600 4 -N 4000 87000 4000 80600 4 -N 4000 80600 22500 80600 4 -N 3500 82600 3500 80100 4 -N 22500 80600 22500 82600 4 -N 22500 82600 22100 82600 4 -N 3500 80100 23000 80100 4 -N 23000 80100 23000 87000 4 -N 23000 87000 22100 87000 4